Improving application launch times with hybrid disks

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Improving application launch times with hybrid disks

Full text

Pdf (1.19 MB)

Source

International Conference on Hardware Software Codesign archive
Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis table of contents

Grenoble, France

SESSION: Emerging technique table of contents

Pages 373-382

Year of Publication: 2009

ISBN:978-1-60558-628-1

Authors

Yongsoo Joo	Seoul National University, Seoul, South Korea
Youngjin Cho	Seoul National University, Seoul, South Korea
Kyungsoo Lee	Seoul National University, Seoul, South Korea
Naehyuck Chang	Seoul National University, Seoul, South Korea

Sponsors

ACM: Association for Computing Machinery
SIGBED: ACM Special Interest Group on Embedded Systems
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 21, Downloads (12 Months): 21, Citation Count: 0

Additional Information:

abstract references index terms

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1629435.1629486 What is a DOI?

ABSTRACT

Application launch times, which are important to users, are primarily bounded by disk seek times. A solid-state disk has a negligible seek time, but large solid-state disks are not cost-effective. A hybrid disk, consisting of a large disk drive and a flash memory of smaller capacity, can provide a reasonable compromise. However, there is no systematic approach to the allocation of portions of launch sequences to solid-state memory to achieve the shortest application launch time. We show how to reduce application launch times with a hybrid disk with pinning only a small portion of an application launch sequence into flash memory. We model the latency of a hybrid disk, analyze the behavior of application launch sequences, and formulate the choice of the optimal pinned set as an integer linear programming (ILP) problem. Experiments show that this approach reduces application launch times by 15% and 24% on average, while pinning between 5% and 10% of the application launch sequences into flash memory.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	P. Ross, ""Why CPU frequency stalled"," Spectrum, IEEE, vol. 45, no. 4, pp. 72--72, April 2008.
	2	Samsung Semiconductor. [Online]. Available: http://www.samsungsemi.com/
	3	Deskstar Hard Drives. [Online]. Available: http://www.hitachigst.com/
	4	Launch Time Performance Guidelines, April 2006. [Online]. Available: http://developer.apple.com/documentation/Performance/Conceptual/LaunchTime/LaunchTime.pdf
	5	J. Matthews, S. Trika, D. Hensgen, R. Coulson, and K. Grimsrud, "Intel Turbo Memory: nonvolatile disk caches in the storage hierarchy of mainstream computer systems," ACM Trans. Storage, vol. 4, no. 2, pp. 1--24, May 2008.
	6	B. Marsh, F. Douglis, and P. Krishnan, ""Flash memory file caching for mobile computers,"" in Proceedings of the Hawaii International Conference on Systems Science, January 1994, pp. 451--460.
	7	T. Kgil, D. Roberts, and T. Mudge, ""Improving NAND flash based disk caches,"" in Proceedings of the International Symposium on Computer Architecture (ISCA), June 2008, pp. 327--338.
	8	Y. Hu, Q. Yang, and T. Nightingale, ""RAPID--Cache -- a reliable and inexpensive write cache for disk I/O systems,"" in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), 1999, pp. 204--213.
	9	M. Baker, S. Asami, E. Deprit, J. Ouseterhout, and M. Seltzer, ""Non-volatile memory for fast, reliable file systems,"" in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1992, pp. 10--22.
	10	J. Menon and J. Cortney, ""The architecture of a fault-tolerant cached RAID controller,"" in Proceedings of the International Symposium on Computer Architecture (ISCA), 1993, pp. 76--87.
	11	A. Varma and Q. Jacobson, ""Destage algorithms for disk arrays with non-volatile caches,"" in Proceedings of the International Symposium on Computer Architecture (ISCA), 1995, pp. 83--95.
	12	T. Bisson and S. A. Brandt, ""Flushing policies for NVCache enabled hard disks,"" in Proceedings of the IEEE Conference on Mass Storage Systems and Technologies (MSST), September 2007, pp. 299--304.
	13	T. Bisson, S. A. Brandt, and D. D. Long, ""NVCache: increasing the effectiveness of disk spin-down algorithms with caching,"" in Proceedings of the IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), September 2006, pp. 422--432.
	14	T. Bisson, S. A. Brandt, and D. D. Long, "A hybrid disk-aware spin-down algorithm with I/O subsystem support,"" in Proceedings of the IEEE International Performance, Computing, and Communications Conference (IPCCC), April 2007, pp. 236--245.
	15	F. Chen, S. Jiang, and X. Zhang, ""SmartSaver: turning flash drive into a disk energy saver for mobile computers,"" in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), October 2006, pp. 412--417.
	16	Windows PC Accelerators. Microsoft Co., 2006. [Online]. Available: http://www.microsoft.com/whdc/system/sysperf/perfaccel.mspx
	17	Y.-J. Kim, S.-J. Lee, K. Zhang, and J. Kim, ""I/O performance optimization techniques for hybrid hard disk-based mobile consumer devices,"" IEEE Trans. Consumer Electron., vol. 53, no. 4, pp. 1469--1476, November 2007.
	18	J. Axboe, Block IO Tracing, September 2006. [Online]. Available: http://www.kernel.org/git/?p=linux/kernel/git/axboe/blktrace.git;a=blob;f=README
	19	Windows Driver Kit: Driver Development Tools, TraceView, Microsoft. [Online]. Available: http://msdn2.microsoft.com/en-us/library/ms797981.aspx
	20	J. S. Bucy and G. R. Ganger, ""The DiskSim simulation environment version 3.0 reference manual,"" Department of Computer Science, Carnegie-Mellon University, Tech. Rep. CMU-CS-03-102, January 2003.
	21	Micron NAND Flash Memory MT29F2G08AABWP/MT29F2G16AABWP. [Online]. Available: http://micron.com
	22	CPLEX, CPLEX ILP solver. [Online]. Available: http://www.cplex.com
	23	S. Akyurek and K. Salem, ""Adaptive block rearrangement,"" ACM Trans. Comput. Syst., vol. 13, no. 2, pp. 89--121, 1995.
	24	S. W. Ng, ""Improving disk performance via latency reduction,"" IEEE Trans. Comput., vol. 40, no. 1, pp. 22--30, 1991.
	25	H. Huang, W. Hung, and K. G. Shin, "FS2: dynamic data replication in free disk space for improving disk performance and energy consumption,"" SIGOPS Oper. Syst. Rev., vol. 39, no. 5, pp. 263--276, 2005.