Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors

ABSTRACT

Increasing application complexity and improvements in process technology have today enabled chip multiprocessors (CMPs) with tens to hundreds of cores on a chip. Networks on Chip (NoCs) have emerged as scalable communication fabrics that can support high bandwidths for these massively parallel systems. However, traditional electrical NoC implementations still need to overcome the challenges of high data transfer latencies and large power consumption. On-chip photonic interconnects have recently been proposed as an alternative to address these challenges, with high performance-per-watt characteristics for intra-chip communication. In this paper, we explore using photonic interconnects on a chip to enhance traditional electrical NoCs. Our proposed hybrid photonic NoC utilizes a photonic ring waveguide to enhance a traditional 2D electrical mesh NoC. Experimental results indicate a strong motivation for considering the proposed hybrid photonic NoC for future CMPs -- as much as a 13× reduction in power consumption and improved throughput and access latencies, compared to traditional electrical 2D mesh and torus NoC architectures.

REFERENCES

• 1: D. Pham et al., "The Design and Implementation of a First-Generation CELL Processor," Proc. IEEE ISSCC, pp. 184--185, Feb. 2005.
• 2: S. Vangal et al., "An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS," Proc. IEEE Int'l Solid State Circuits Conf., paper 5.2, Feb. 2007.
• 3: Tilera Corporation. TILE64" Processor. Product Brief. 2007.
• 4: A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist, "Network on Chip: An Architecture for Billion Transistor Era," Proc. 18th IEEE NorChip Conf., Nov. 2000.
• 5: S. Pasricha, N. Dutt. "On-Chip Communication Architectures", Morgan Kauffman, ISBN 978-0-12-373892-9, Apr 2008
• 6: J.D. Owens, W.J. Dally, R. Ho, D.J. Jayasimha, S.W. Keckler, and L.-S. Peh, "Research Challenges for On-Chip Interconnection Networks,"IEEE Micro, vol. 27, no. 5, pp. 96--108, Sept./Oct. 2007.
• 7: Y. Hoskote et al. "A 5-GHz mesh interconnect for a teraflops processor" IEEE Micro, 27(5):51--61, Sept.-Oct. 2007.
• 8: J.D. Owens et al. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96--108, Sept.-Oct. 2007.
• 9: S. Pasricha, N. Dutt, "Trends in Emerging On-Chip Interconnect Technologies", IPSJ Transactions on System LSI Design Methodology, Vol. 1, Sep 2008.
• 10: A. Shacham, K. Bergman, and L.P. Carloni, "Photonic Networks-on Chip for Future Generations of Chip Multiprocessors", IEEE Tran. on Computers, 57:9, Sep 2008, pp. 1246--1260.
• 11: D. A. Miller, "Rationale and challenges for optical interconnects to electronic chips" Proc. IEEE, Jun 2000.
• 12: R. Ramaswami and K.N. Sivarajan, Optical Networks: A Practical Perspective, second ed. Morgan Kaufmann, 2002.
• 13: F. Xia, M.J. Rooks, L. Sekaric, and Y.A. Vlasov, "Ultra-Compact High Order Ring Resonator Filters Using Submicron Silicon Photonic Wires for On-Chip Optical Interconnects," Optics Express, vol. 15, no. 19, pp. 11934--11941, Sept. 2007.
• 14: W.M.J. Green, M.J. Rooks, L. Sekaric, and Y.A. Vlasov, "Ultra-Compact, Low RF Power, 10 Gb/s Silicon Mach-Zehnder Modulator,"Optics Express, vol. 15, no. 25, pp. 17106--17113, Dec. 2007.
• 15: C.L. Schow, F. Doany, O. Liboiron-Ladouceur, C. Baks, D.M. Kuchta, L. Schares, R. John, and J.A. Kash, "160-Gb/s, 16-Channel Full--Duplex, Single-Chip CMOS Optical Transceiver," Proc. Optical Fiber Comm. Conf., paper OThG4, Mar. 2007.
• 16: A. Biberman, B.G. Lee, K. Bergman, P. Dong, and M. Lipson, "Demonstration of All-Optical Multi-Wavelength Message Routing for Silicon Photonic Networks," Proc. Optical Fiber Comm. Conf., paper OTuF6, Mar. 2008.
• 17: Y.A. Vlasov, W.M.J. Green, and F. Xia, "High-Throughput Silicon Nanophotonic Wavelength-Insensitive Switch for On-Chip Optical Networks," Nature Photonics, vol. 2, no. 4, Apr. 2008.
• 18: W. Haensch, "Is 3D the Next Big Thing in Microprocessors?," in Proceedings of International Solid State Circuits Conference (ISSCC) San Francisco, CA, 2007.
• 19: J.W. Goodman et al., "Optical Interconnects for VLSI Systems,"Proceedings of the IEEE, Vol. 72, No. 7, July 1984
• 20: J.H. Collet, F. Caignet, F. Sellaye, and D.Litaize, "Performance Constraints for Onchip Optical Interconnects," IEEE J. Selected Topics in Quantum Electronics, vol. 9, no. 2, pp. 425--432, Mar./Apr. 2003.
• 21: M. Haurylau et al., "On-chip Optical Interconnect Roadmap:Challenges and Critical Directions," IEEE Journal of Selected Topics in Quantum Electronics, Vol. 12, No. 6, Nov/Dec 2006.
• 22: G. Tosik, et al., Power dissipation in optical and metallic clock distribution networks in new VLSI technologies, IEE Electronics Letters,vol. 40, no. 3, pp. 198--200, Feb. 2004.
• 23: M.J. Kobrinsky et al., "On-Chip Optical Interconnects," Intel Technology J., vol. 8, no. 2, pp. 129--142, May 2004.
• 24: G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P.M. Fauchet, E.G. Friedman, "Predictions of CMOS Compatible On-Chip Optical Interconnect," Proc. of SLIP, 2005, pp. 13--20.
• 25: Ian O'Connor, "Optical solutions for system-level interconnect", Proc. SLIP, Feb 2004.
• 26: A.M. Pappu A.B. Apsel, "Analysis of intrachip electrical and optical fanout", Applied Optics, 44(30):6361--6372, Oct 2005
• 27: S. Pasricha, N. Dutt, "ORB: An On-chip Optical Ring Bus Communication Architecture for Multi-Processor Systems-on-Chip", IEEE/ACM ASPDAC 2008.
• 28: M. Briére, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor, "System Level Assessment of an Optical NoC in an MPSoC Platform," Proc. DATE, Mar. 2007.
• 29: D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology", Proc. ISCA 2008.
• 30: A. Shacham, K. Bergman, and L.P. Carloni, "The Case for Low-Power Photonic Networks on Chip," Proc. DAC, pp. 132--135, June 2007.
• 31: A.W. Poon, F. Xu, X. Luo, "Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip", in Proc. SPIE Int. Soc. Opt. Eng. 6898, 689812 (2008).
• 32: C. Gunn, "CMOS Photonics for High-Speed Interconnects," IEEE Micro, vol. 26, no. 2, pp. 58--66, Mar./Apr. 2006.
• 33: V.R. Almeida, C.A. Barrios, R.R. Panepucci, M. Lipson, M.A. Foster, D.G. Ouzounov, and A.L. Gaeta. All-optical switching on a silicon chip. Optics Letters, 29(24):2867, December 2004.
• 34: P. Rabiei, W.H. Steier, C. Zhang, and L.R. Dalton. Polymer microring filters and modulators. Journal of Lightwave Technology, 20(11):1968--1975, November 2002.
• 35: S. Kawanishi, H. Takara, K. Uchiyama, I. Shake, and K. Mori. 3 Tbit/s (160 Gbit/s×19 channel) optical TDM and WDM transmission experiment. Electronic Letters, 35(10):826--827, 13 May 1999.
• 36: Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson. 12.5 Gbit/s carrier-injection-based silicon microring silicon modulators. Optics Express, 15(2):430--436, 22 Jan. 2007.
• 37: A. Gupta, S.P. Levitan, L. Selavo, and D.M. Chiarulli. High-speed optoelectronics receivers in SiGe. In 17th Intl. Conf. on VLSI Design, pages 957--960, Jan. 2004.
• 38: R. Dobkin, et al., "Parallel vs. Serial On-Chip Communication", Proc. SLIP 2008.
• 39: A. Morgenshtein et al., "Comparative Analysis of Serial vs Parallel Links In NoC", Proc. SSOC, 2004.
• 40: M. Ghoneima et al., "Serial-Link Bus: A Low-Power On-Chip Bus Architecture", Proc. ICCAD 2005.
• 41: S. Kimura et al., "An On-Chip High Speed Serial Communication Method Based on Independent Ring Oscillators", Proc. ISSCC 2003.
• 42: I-Chyn Wey et al., "A 2Gb/s High-Speed Scalable Shift-Register Based On-Chip Serial Communication Design for SoC Applications", Proc. ISCAS 2005.
• 43: M. Saneei, A. Afzali-Kusha1, M. Pedram, "Two High Performance and Low Power Serial Communication Interfaces for On-chip Interconnects", Proc. CJECE 2008.
• 44: I.-W. Hsieh, X. Chen, J.I. Dadap, N.C. Panoiu, J.R.M. Osgood, S.J. McNab, and Y.A. Vlasov, "Ultrafast-Pulse Self-Phase Modulation and Third-Order Dispersion in Si Photonic Wire-Waveguides," Optics Express,vol. 14, no. 25, pp. 12380--12387, Dec. 2006.
• 45: H.-S. Wang et al. Orion: A power-performance simulator for interconnection networks. In IEEE/ACM Intl. Symp. On Microarchitecture (MICRO-35), Nov. 2002.
• 46: R. Ho. On-Chip Wires: Scaling and Efficiency. Ph.D. dissertation, Dept. of Electrical Engineering, Stanford University, August 2003.
• 47: The ITRS Technology Working Groups, http://public.itrs.net. International Technology Roadmap for Semiconductors (ITRS) 2007 Edition.
• 48: SystemC initiative. www.systemc.org.
• 49: Noxim simulator http://noxim.sourceforge.net/
• 50: Nirgam simulator http://nirgam.ecs.soton.ac.uk/
• 51: S.N. Adya, I.L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design", In IEEE Trans TVLSI, Dec. 2003.
• 52: S. Bahirat, S. Pasricha, "Hybrid Photonic Interconnects for Chip Multiprocessors", CSU Technical Report 08-09.
• 53: S. Pasricha, "Exploring Serial Vertical Interconnects for 3D ICs", IEEE/ACM Design Automation Conference (DAC), Jul 2009

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

General Terms:
Design, Experimentation, Performance

Keywords:
chip multiprocessor, network-on-chip, photonic interconnect