Using binary translation in event driven simulation for fast and flexible MPSoC simulation

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Using binary translation in event driven simulation for fast and flexible MPSoC simulation

Full text

Pdf (726 KB)

Source

International Conference on Hardware Software Codesign archive
Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis table of contents

Grenoble, France

SESSION: System level modeling and simulation table of contents

Pages 71-80

Year of Publication: 2009

ISBN:978-1-60558-628-1

Authors

Marius Gligor	TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France
Nicolas Fournel	TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France
Frédéric Pétrot	TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France

Sponsors

ACM: Association for Computing Machinery
SIGBED: ACM Special Interest Group on Embedded Systems
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 21, Downloads (12 Months): 21, Citation Count: 0

Additional Information:

abstract references index terms

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1629435.1629446 What is a DOI?

ABSTRACT

In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction level. To have an accurate timing behavior, we had to firstly solve timing issues in processor modeling, secondly define fast and precise cache models, and thirdly solve the synchronization issues due to the different models of computation used in the ISSes and in the rest of the system. We present an integration solution that covers these issues and detail its implementation. We have experimented our proposal using processors models provided by the QEMU framework to replace the existing ISSes and SystemC TLM as simulation environment for the whole platform. This approach proposes a range of solutions trading off simulation speed versus accuracy. The experiments show that even for the most precise configuration, the simulation speedup is still significant.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Soclib project. http://soclib.lip6.fr.
	2	D. August, J. Chang, S.Girbal, D. G. Perez, G. Mouchard, D. Penry, O. Temam, and N. Vachharajani. Unisim: An open simulation environment and library for complex architecture design and collaborative development. IEEE Computer Architecture Letters (CAL'07), 2007.
	3	V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, pages 1--12, Vancouver, British Columbia, Canada, 2000.
	4	P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In Proceedings of the nineteenth ACM symposium on Operating systems principles, pages 164--177, Bolton Landing, NY, USA, 2003.
	5	F. Bellard. Qemu, a fast and portable dynamic translator. In Proceedings of the USENIX Annual Technical Conference, pages 41--46, Anaheim, CA, 2005. USENIX Association.
	6	V. Berman. Standards: The P1685 IP-XACT IP Metadata Standard. Design & Test of Computers, IEEE, 23(4):316--317, Apr. 2006.
	7	R. Buchmann, F. Pétrot, and A. Greiner. Fast cycle accurate simulator to simulate event-driven behavior. In Proceedings of the International Conference on Electrical, Electronic and Computer Engineering, pages 35--38, 2004.
	8	L. Cai and D. Gajski. Transaction level modeling: an overview. pages 19--24, Oct 2003.
	9	C. Cifuentes and V. Malhotra. Binary translation: Static, dynamic, retargetable? Software Maintenance, IEEE International Conference on, 0:340, 1996.
	10	R. J. Creasy. The origin of the VM/370 time-sharing system. IBM Journal of Research & Development, 25(5):483--490, 1981.
	11	G. De Micheli, R. Ernst, and W. Wolf, editors. Readings in hardware/software co-design. Kluwer Academic Publishers, 2002.
	12	F. Devaux. Mechanisms for cpu virtualization, 2005. International patent number WO/2006/027488.
	13	S. Devine, E. Buignon, and M. Rosenblum. Virtualization system including a virtual machine monitor for computer with segmented architecture, Oct. 1998. US patent number 6397242.
	14	P. Gerin, X. Guérin, and F. Pétrot. Efficient implementation of native software simulation for mpsoc. In DATE '08: Proceedings of the conference on Design, automation and test in Europe, pages 676--681, Munich, Germany, 2008.
	15	F. Ghenassia, editor. Transaction Level Modeling With SystemC: TLM Concepts And Applications for Embedded Systems. Springer Verlag, 2006.
	16	G. R. Hellestrand, R. L. K. Chan, M. C. Kam, and J. R. Torossian. Hardware and software co-simulation including executing an analyzed user program, Oct. 1999. patent nb : 6230114.
	17	A. A. Jerraya, A. Bouchhima, and F. Pétrot. Programming models and hw-sw interfaces abstraction for multi-processor soc. In Proceedings of the 43rd annual conference on Design automation, pages 280--285, 2006.
	18	M. Monton, A. Portero, M. Moreno, B. Martinez, and J. Carrabina. Mixed sw/systemc soc emulation framework. In Industrial Electronics, 2007. ISIE 2007. IEEE International Symposium on, pages 2338--2341, 2007.
	19	F. Pétrot and P. Gomez. Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect. In Proceedings of the conference Design Automation and Test in Europe, pages 20051--20056, mar 2003.
	20	K. Popovici, X. Guerin, F. Rousseau, P. S. Paolucci, and A. A. Jerraya. Platform-based software design flow for heterogeneous mpsoc. ACM Trans. Embed. Comput. Syst., 7(4):1--23, 2008.
	21	L. Scheffer, L. Lavagno, and G. Martin, editors. EDA for IC System Design, Verification, and Testing. CRC Taylor & Francis, 1 edition, March 2006. Section II, System Level Design.
	22	J. Schnerr, O. Bringmann, and W. Rosenstiel. Cycle accurate binary translation for simulation acceleration in rapid prototyping of socs. In DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pages 792--797, Washington, DC, USA, 2005. IEEE Computer Society.
	23	R. L. Sites, A. Chernoff, M. B. Kirk, M. P. Marks, and S. G. Robinson. Binary translation. Commun. ACM, 36(2):69--81, 1993.
	24	SystemC available online at http://www.systemc.org/.
	25	P. van der Wolf, E. de Kock, T. Henriksson, W. Kruijtzer, and G. Essink. Design and programming of embedded multiprocessors: an interface centric approach. pages 206--217, Sept. 2004.
	26	V. Zivojnovic and H. Meyr. Compiled hw/sw co-simulation. In Proceedings of the 33rd annual conference on Design automation, pages 690--695, Las Vegas, Nevada, United States, 1996.