|
ABSTRACT
This paper discusses memory consistency models and their influence on software in the context of parallel machines. In the first part we review previous work on memory consistency models. The second part discusses the issues that arise due to weakening memory consistency. We are especially interested in the influence that weakened consistency models have on language, compiler, and runtime system design. We conclude that tighter interaction between those parts and the memory system might improve performance considerably.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
[AHJ91] M. Ahamad, P. W. Hutto, and R. John. Implementing and programming causal distributed shared memory. In Proceedings of the 11th International Conference on Distributed Computing Systems, pages 274- 281, May 1991.
|
| |
3
|
|
| |
4
|
|
| |
5
|
[BZ91] Brian N. Bershad and Matthew J. Zekauskas. Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors. Technical Report CMU-CS-91-170, Carnegie-Mellon University, 1991.
|
 |
6
|
John B. Carter , John K. Bennett , Willy Zwaenepoel, Implementation and performance of Munin, Proceedings of the thirteenth ACM symposium on Operating systems principles, p.152-164, October 13-16, 1991, Pacific Grove, California, United States
|
| |
7
|
[CKM92] Shigeru Chiba, Kazuhiko Kato, and Takashi Masuda. Exploiting a weak consistency to implement distributed tuple space. In Proceedings of the 12th International Conference on Distributed Computing Systems, pages 416-423, June 1992.
|
 |
8
|
|
 |
9
|
|
 |
10
|
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.15-26, June 1990
|
| |
11
|
[Goo89] James R. Goodman. Cache consistency and sequential consistency. Technical Report 61, SCI Committee, March 1989.
|
| |
12
|
[HA90] P. W. Hutto and M. Ahamad. Slow memory: Weakening consistency to enhance concurrency in distributed shared memories. In Proceedings of the 10th International Conference on Distributed Computing Systems, pages 302-311, May 1990.
|
 |
13
|
|
 |
14
|
|
| |
15
|
[Lam79] Leslie Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers, C-28(9): 690-691, September 1979.
|
| |
16
|
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992
[doi> 10.1109/2.121510]
|
| |
17
|
[LS88] R. J. Lipton and J. S. Sandberg. Pram: A scalable shared memory. Technical Report CS-TR-180-88, Princeton University, September 1988.
|
| |
18
|
[Rin92] Martin Rinard, September 1992. Personal communication.
|
| |
19
|
[RSL92] Martin C. Rinard, Daniel J. Scales, and Monica S. Lam. Jade: A high-level, machine-independent language for parallel programming. September 1992.
|
| |
20
|
[Sit92] Richard L. Sites, editor. Alpha Architecture Reference Manual. Digital Press, Burlington, MA, 1992.
|
| |
21
|
|
 |
22
|
|
CITED BY 25
|
|
|
|
|
Olof Hagsand , Rodger Lea , Mårten Stenius, Using spatial techniques to decrease message passing in a distributed VE system, Proceedings of the second symposium on Virtual reality modeling language, p.7-ff., February 24-26, 1997, Monterey, California, United States
|
|
|
Rodger Lea , Yasuaki Honda , Kouichi Matsuda , Satoru Matsuda, Community Place: architecture and performance, Proceedings of the second symposium on Virtual reality modeling language, p.41-50, February 24-26, 1997, Monterey, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
T. Bindhammer , R. Göckelmann , O. Marquardt , M. Schöttner , M. Wende , P. Schulthess, Device driver programming in a transactional DSM operating system, Australian Computer Science Communications, v.24 n.3, p.65-71, January-February 2002
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Woo-Cheol Kwon , Sungjoo Yoo , Sung-Min Hong , Byeong Min , Kyu-Myung Choi , Soo-Kwan Eo, A practical approach of memory access parallelization to exploit multiple off-chip DDR memories, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
|
|
|
|
|
|
|
|
|
|
|