Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Due to its great scalability potential, phase change memory has become a topic of great current interest. However, high write energy consumption appears to be one of the biggest challenges to be tackled before phase change memory can be adopted as a mainstream memory technology. This paper presents architecture level technique to reduce phase change memory write energy consumption through data manipulations. Motivated by the fact that phase change memory read incurs much less energy than write and write of different value to a phase change memory cell incurs largely different energy, we present two memory write data manipulation techniques that can effectively reduce the overall memory write energy consumption. Their effectiveness has been demonstrated based on mathematical analysis and computer system simulation using phase change memory as the main memory in the computer memory hierarchy. Significant energy savings with up to more than 60% have been shown over a wide range of computer system benchmarks.

REFERENCES

• 1: C.H. Lam, "The quest for the universal semiconductor memory", in Proceedings of IEEE Conference on Electron Devices and Solid-State Circuits, Dec. 2005, pp. 327--331.
• 2: K. Kim and G. Jeong, "Memory technologies for sub-40nm node", in Proc. of IEEE International Electron Devices Meeting (IEDM), Dec. 2007, pp. 27--30.
• 3: F. Bedeschi et al., "A multi-level-cell bipolar-selected phase-change memory", in Proceedings of the IEEE International Solid-State Circuits Conference, Feb. 2008, pp. 428--625.
• 4: T. Nirschl et al., "Write strategies for 2 and 4-bit multi-level phase-change memory", in Proceedings of the IEEE International Electron Devices Meeting, Dec. 2007, pp. 461--464.
• 5: S. Kang et al., "A 0.1-μm 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) with 66-MHz Synchronous Burst-Read Operation", Journal of Solid-State Circiuts, vol. 42, no. 1, pp. 210--218, Jan. 2007.
• 6: H. Oh et al., "Enhanced Write Performance of a 64-Mb Phase-Change Random Access Memory", Journal of Solid-State Circiuts, vol. 41, no. 1, pp. 122--126, Jan. 2006.
• 7: K. Osada et al., "Phase Change RAM Operated with 1.5-V CMOS as Low Cost Embedded Memory", in Proceedings of the IEEE Custom Integrated Circuits Conference, Sept. 2005, pp. 431--434.
• 8: G. W. Burr , B. N. Kurdi , J. C. Scott , C. H. Lam , K. Gopalakrishnan , R. S. Shenoy, Overview of candidate device technologies for storage-class memory, IBM Journal of Research and Development, v.52 n.4, p.449-464, July 2008
• 9: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 10: A.L. Lacaita, "Phase change memories: State-of-the-art, challenges and perspectives," Solid-State Electronics, vol. 50, no. 1, pp. 24--31, Jan. 2006.
• 11: M5, http://www.m5sim.org, 2009.
• 12: Standard Performance Evaluation Corporation, http://www.spec.org/, 2000/2006.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

General Terms:
Design, Performance

Keywords:
low power, phase change memory