ACM Home Page
Please provide us with feedback. Feedback
DRAFTS: discretized analog circuit fault simulator
Full text PdfPdf (682 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 30th international Design Automation Conference table of contents
Dallas, Texas, United States
Pages: 509 - 514  
Year of Publication: 1993
ISBN:0-89791-577-1
Authors
Sponsors
EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 11,   Citation Count: 10
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/157485.165008
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
S. C. Fang, Y. P. Tsividis, and O. Wing. SWITCAP" A switched capacitor network analysis program. IEEE Circuits Syst. Mag., vol. 5, no. 3, pp 4-10, Sept. 1983.
 
2
I. Getreu. Behavioral modeling of analog blocks using the SABER simulator. Proc. MWCAS pp. 977-980, Aug. 1989.
 
3
D.K. Shirachi. Codec testing using synchronized analog and digital signals. Proc IEEE Intl. Test Con}. pp. 447- 454, 1984.
 
4
M.J. Marlett and J.A. Abraham. DC-IATP: An iterative analog circuit test generation program for generating DC single pattern tests. Proc IEEE Intl. Test Conf. pp. 839- 845, 1988.
 
5
M. Soma. A Design-for-Test Methodology for Active Analog Filters. Proc IEEE intl. Test Conf. pp. 183-192, 1990.
 
6
N. Nagi and J.A. Abraham. Hierarchical Fault Modeling for Analog and Mixed-signal circuits. Proc IEEE VLSI Test Symp. pp. 96-101, 1992.
 
7
 
8
M.E. Van Valkenburg. Analog Filter Design. Holt, Rinehart and Winston, 1982.
 
9
Seshu, Balabanian. Linear Network Analysis. John Wiley, 1959.
 
10
A. Chatterjee. Checksum-based Concurrent Error Detection in Linear Analog Systems with second and higher orders. Proc IEEE VLSI Test Syrup. pp. 286-291, 1992.
 
11
L. Milor and V. Visvanathan. Detection of Catastrophic faults in Analog Integrated Circuits. IEEE Trans. Computer-Aided Design pp. 114-130, 1989.
 
12
J.P. Shen, W. Maly and F.J. Ferguson. Inductive fault analysis of MOS integrated circuits. IEEE Design and Test, vol. 2 pp. 13-26, Dec. 1985.
 
13
L.T. Pillage, R.A. Rohrer. Asymptotic Waveform Evaluation for Timing Analysis. IEEE Trans. Computer-Aided Design, Vol 9. pp 352-366, 1990.

CITED BY  10

Collaborative Colleagues:
Naveena Nagi: colleagues
Abhijit Chatterjee: colleagues
Jacob A. Abraham: colleagues