|
 REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
K.A. Bartlett, G. Boriello, and S. Raju. Timing optimization of multi-phase sequential logic. IEEE Transactions on Computer- Aided Design, pages 51-62, 1991.
|
| |
2
|
|
| |
3
|
T. M. Burks, K. A. Sakallah, and T. N. Mudge. Multi-phase retiming using minTc. In ACM/SIGDA Workshop on Timing Issues, 1992.
|
| |
4
|
G. De Micheli. Synchronous Logic Synthesis: Algorithms for Cycle-Time Minimization. In IEEE Transactions on Computer- Aided Design, pages 63-73, 1991.
|
| |
5
|
A. Ishii, C. E. Leiserson, and M. C. Papaefthymiou. Optimizing Two-Phase Level-Clocked Circuitry. In Advanced Research in VLSI, 1992.
|
| |
6
|
C. E. Leiserson and J. B. Saxe. Optimizing Synchronous Systems. In Journal of VLSI and Computer Systems, pages 41-67, 1983.
|
| |
7
|
B. Loekyear and C. Ebeling. Optimal Retiming of Multi-Phase Level-Clocked Circuits. In Advanced Research in VLSI, 1992.
|
| |
8
|
S. Malik, K. J. Singh, R. K. Brayton, and A. Sangiovanni- Vincentelli. Performance optimization of pipelined circuits. In Proceedings of the International Conference on Computer- Aided Design, pages 410-413. IEEE, 1990.
|
| |
9
|
P.G. Paulin and E Poirot. Logic Decompostion Algorithms for the Timing Optimization of Multi-Level Logic. In Proceedings of the International Conference on Computer Design, pages 329-33, 1989.
|
| |
10
|
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
|
| |
11
|
|
| |
12
|
N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli. Resynthesis of Multi-Phase Pipelines. Technical report, U. C. Berkeley, UCB/ERL memo, 1993.
|
 |
13
|
|
| |
14
|
K.J. Singh, A. R. Wang, R. K. Brayton, and A. Sangiovanni- Vincentelli. Timing Optimization of Combinational Logic. In Proceedings of the International Conference on Computer- Aided Design, pages 282-285, 1988.
|
| |
15
|
|
CITED BY
|
|
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, United States
|
|
Adobe Acrobat
QuickTime
Windows Media Player
Real Player
Pdf
B.6