ACM Home Page
Please provide us with feedback. Feedback
Iterative wirability and performance improvement for FPGAs
Full text PdfPdf (460 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 30th international Design Automation Conference table of contents
Dallas, Texas, United States
Pages: 321 - 325  
Year of Publication: 1993
ISBN:0-89791-577-1
Authors
Sponsors
EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 9,   Citation Count: 2
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/157485.164913
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
M. Marek-Sadowska and S. P. Lin, "Timing Driven Placement," Proc. of ICCAD, 1989, pp. 94-97.
3
 
4
C. Sechen and A. Sangiovanni-Vincentelli, "The TimberWolf Placement and Routing Package," IEEE Custom Integrated Cicuits Conf., 1984.
 
5
R. Rao, "A Global Router for Channelled FP- GAs," MCNC i, ogic Syuthesis Workshop, 1992, pp. 119-129.
 
6
A.E. Gamma} et. al., "An Architecture for Electrically Configurable Gate Array," IEEE Journal of Solid S~a~e Circuits, Vol. 24, No. 2, pp. 394-398, April 1989.
 
7
K. Roy and :I. Abraham, "The Use of RTL Descriptions in Accurate Timing Verification and Test Generation , IEEE Journal o} Solid S~ate Circuits, September, 1991.
 
8
B. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs", Bell Sys Tech Journal, vol 49, no. 2, pp. 291-307, 2/70.


Collaborative Colleagues:
Sudip K. Nag: colleagues
Kaushik Roy: colleagues