Utilizing quantum dot transistors with programmable threshold voltages for low-power mobile computing

ABSTRACT

Power consumption poses one of the fundamental barriers for deploying mobile computing devices in energy-constrained situations with varying operation conditions. In particular, leakage power is projected to increase exponentially in future semiconductor process nodes. This challenging problem is pressing for renewed focus on power-performance optimization at all levels of design abstract, from novel device structures to fundamental shifts in design paradigm. In this article, we propose to exploit the programmable threshold voltage quantum dot (QD) transistors to reduce leakage thereby improving the energy efficiency for mobile computing. The unique programmability and reconfigurability enabled by QD transistors extend our capability in design optimization for new power-performance trade-offs. Simulation results demonstrate the significant leakage reduction over conventional techniques.

REFERENCES

• 1: Anis, M., Areibi, S., and Elmastry, M. 2003. Design and optimization of multithreshold CMOS (MTCMOS) circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 22, 10, 1324--1342.
• 2: Blyth, T., Khan, S., and Simko, R. 1991. A nonvolatile analog storage device using EEPROM technology. In Proceedings of the IEEE International Solid-State Circuits Conference, 192--193.
• 3: Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and withindie parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.
• 4: Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. Dual-threshold voltage techniques for low-power digital circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference, 201--204.
• 5: Compagnoni, C. M., Ielmini, D., Spinelli, A. S., and Lacaita, A. L. 2005. Optimization of threshold voltage window under tunneling program/erase in nanocrystal memories. In IEEE Trans. Electron Dev. 52, 11, 2473--2481.
• 6: Fernandesa, A., DeSalvoa, B., Baronb, T., Damlencourta, J. F., Papona, A. M., Lafonda, D., Mariollea, D., Guillaumotc, B., Bessonc, P., Massonb, P., Ghibaudod, G., Pananakakisd, G., Martina, F., and Haukkae, S. 2001. Memory characteristics of Si quantum dot devices with SiO₂/ALD Al₂O₃ tunneling dielectrics. International Electron Devices Meeting, 741--744.
• 7: Fatih Hamzaoglu , Mircea R. Stan, Circuit-level techniques to control gate leakage for sub-100nm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566425]
• 8: Hasaneen, E. 2004. Modeling and simulation of floating gate nanocrystal FET devices and circuits. Doctoral dissertation. University of Connecticut.
• 9: Hasaneen, E., Heller, E., Bansal, R., Huang, W., and Jian, F. 2004. Modeling of nonvolatile floating gate quantum dot memory, Solid-State Electron. 48, 10-11, 2055--2059.
• 10: Hasan, T., Lehmann, T., and Kwok, C. Y. 2005. On-chip high voltage charge pump in standard low voltage CMOS process. Electron. Lett., 41, 15, 840--842.
• 11: Hooper, M., Kucic, M., and Hasler, P. 2005. On-chip analog floating-gate array programming in a submicro standard CMOS process using high voltage charge pumps. In Proceedings of the International IEEE-NEWCAS Conference, 147--150.
• 12: Simon Haykin, Adaptive filter theory (3rd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 13: ISCAS High-Level Models Group. http://www.eecs.umich.edu/~jhayes/iscas.restore/74283.html.
• 14: Kinoshita, S., Morie, T., Nagata, M., and Iwata, A. 1999. New nonvolatile analog memory circuits using PWM methods. IEICE Trans. Electron., E82-C, 1655--1661.
• 15: Kinoshita, S., Morie, T., Nagata, M., and Iwata, A. 2001. A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution. IEEE J. Solid-State Circ., 36, 8, 1286--1290.
• 16: Kuroda, T., Fujita, T., Mita, S., Nagamatu, T., Yoshioka, S., Sano, F., Norishima, M., Murota, M., Kalo, M., Kinugawa, M., Kakumu, M., and Sakurai, T. 1996. A 0.9V 150MHz 10mW 4mm² 2 − D discrete cosine transform core processor with variable-threshold-voltage scheme. In Proceedings of the International Solid-State Circuits Conference, 166--167.
• 17: Lin, Y.-T., Chung, W.-Y., Wu, D.-S., Chang, K.-S., and Chen, J.-J. 2005. Integrated low-voltage pulse width modulation circuit using CMOS processes. In Proceedings of the IEEE-NEWCAS Conference, 163--165.
• 18: Liu, A., Kim, M., Narayanan, V., and Kan, E. C. 2000. Process and device characteristics of self-assembled metal nano-crystal EEPROM. Superlatt. Microstruct. 28, 5, 393--399.
• 19: Changbo Long , Sasank Reddy , Sudhakar Pamarti , Lei He , Tanay Karnik, Power-efficient pulse width modulation DC/DC converters with zero voltage switching control, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165650]
• 20: Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871549]
• 21: Mutah, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS. IEEE J. Solid-State Circ. 30, 8, 847--853.
• 22: Tutorial 2: Leakage Issues in IC Design: Trends, Estimation, and Avoidance, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p..11, November 09-13, 2003 [doi>10.1109/ICCAD.2003.145]
• 23: Nogami, M. and Ohno, A. 2003. Imaging of Si quantum dots as charge storage nodes. Mater. Sci. Engin. C. 23, 6, 1047--1051.
• 24: Normand, V., Kapetanakis, E., Tsoukalas, D., Kamoulakos, G., Beltsios, K., Van, D. B. J. and Zhang, S. 2001. MOS memory devices based on silicon nanocrystal arrays fabricated by very low energy ion implantation. Mater. Sci. Engin. C, 15, 1, 303--305.
• 25: Koichi Nose , Takayasu Sakurai, Optimization of VDD and VTH for low-power and high speed applications, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.469-474, January 2000, Yokohama, Japan [doi>10.1145/368434.368755]
• 26: Palumbo, G., Pappalardo, D., and Gaibotti, M. 2002. Charge pump circuits: Power consumption optimization. IEEE Trans. Circ. Syst. I, 49, 11, 1535--1542.
• 27: Qi, X., Lo, S. C., Luo, Y., Gyure, A., Shahram, M., and Singhal, K. 2005. Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference, 309--312.
• 28: Rolandi, P. L., Canegallo, R., Chioffi, E., Gerna, D., Guaitini, G., Issartel, C., Lhermet, F., Pasotti, M., and Kramer, A. 1998. M-cell 6 b/cell analog flash memory for digital storage. In Proceedings of the International Solid-State Circuits Conference, 334--335.
• 29: Roy, K., Wei, L., and Chen, Z. 1999. Multiple-V_DD multiple-V_TH CMOS (MVCMOS) for low power applications. In Proceedings of the International Symposium on Circuits and Systems, 430--435.
• 30: S. B. Samaan, The impact of device parameter variations on the frequency and performance of VLSI chips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.343-346, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382598]
• 31: She, M. and King, T. J. 2003. Impact of crystal size and tunnel dielectric on semiconductor nanocrystal memory performance. IEEE Trans. Electron Dev. 50, 9, 1934--1940.
• 32: Tang, X., Baie, X., Colinge, J. P., Crahay, A., Katschmarsyj, B., Scheuren, V., Spote, D., Reckinger, N., Van de Wiele, F., and Bayot, V. 2000. Self-aligned silicon-on-insulator nano flash memory device. Solid-State Electron. 44, 12, 2259--2264.
• 33: Tiwari, S., Rana, F., Hanafi, H., Hartstein, A., Crabbe, E. F., and Chan, K. 1996. A silicon nanocrystals based memory. Appl. Phys. Lett. 68, 10, 1377--1379.
• 34: Tiwari, S. 1996. Silicon nanocrystal memories: devices in the limit of conventional minaturization. In Proceedings of the International Symposium on the Physics and Chemistry, 250--259.
• 35: Tran, H. V., Blyth, T., Sowards, D., Engh, L., Nataraj, B. S., Dunne, T., Wang, H., Sarin, V., Lam, T., Nazarian, H., and Hu, G. 1996. A 2.5 V 256-level nonvolatile analog storage device using EEPROM technology. In Proceedings of the International Solid-State Circuits Conference, 270--271.
• 36: Tschanz, J. W., Narendra, S. G., Ye, Y., Bloechel, B. A., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circ. 38, 11, 1838--1845.
• 37: Wang, S., Dai, J., Hasaneen, E., Wang, L., and Jain, F. 2008. Programmable threshold voltage using quantum dot transistors for low-power mobile computing. In Proceedings of the IEEE International Symposium on Circuits and Systems, 3350--3353.
• 38: Liqiong Wei , Zhanping Chen , Kaushik Roy , Yibin Ye , Vivek De, Mixed-Vth (MVT) CMOS circuit design methodology for low power applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.430-435, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309974]
• 39: Ying, T., Ki, W., and Chan, M. 2003. Area efficient CMOS charge pumps for LCD drivers. IEEE J. Solid-State Circ. 38, 10, 1721--1725.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Performance

Keywords:
Low power, threshold voltage and quantum dot transistor