Leakage reduction, delay compensation using partition-based tunable body-biasing techniques

ABSTRACT

In recent years, fabrication technology of CMOS has scaled to nanometer dimensions. As scaling progresses, several new challenges follow. Among them, the most noticeable two are process variations and leakage current of the circuit. To tackle the problems of process variations and leakage current, an effective way is to use a body-biasing technique. In substance, using the RBB technique can minimize leakage current but increase the delay of a gate. Contrary to RBB, the FBB technique decreases the delay but increases leakage current of a gate. In the previous work, a single body-biasing is applied to the whole circuit. In a slow circuit, since the FBB is applied to the whole circuit, the leakage current of all gates in the circuit increases dramatically. On the other hand, in a fast circuit, RBB is applied to decrease the leakage current. However, without violating the timing specification, the value of body-biasing is restricted by the critical paths, and the saving of leakage current is limited. In this article, we propose a design flow to partition the circuit into subcircuits so that each subcircuit can be applied its individual RBB or FBB. Experiments show that our method is able to save leakage current from 42% to 47% as compared to designs not using a body-biasing technique. Under process variations, our method can save 42% to 49% leakage on fast circuits and 20% to 35% on slow circuits.

REFERENCES

• 1: Amin, C. S., Menezes, N., Killpack, K., Dartu, F., Choudhury, U., Hakim, N., and Ismail, Y. I. 2005. Statistical static timing analysis: How simple can we get? In Proceedings of the Design Automation Conference (DAC). ACM/IEEE. 652--657.
• 2: Bptm. http://www-device.eecs.berkeley.edu/~ptm.
• 3: Chang, S.-C., Hsieh, C.-T., and Wu, K.-C. 2004. Re-synthesis for delay variation tolerance. In Proceedings of the Design Automation Conference (DAC). ACM/IEEE, 814--819.
• 4: Chen, C., Yang, X., and Sarrafzadeh, M. 2000. Potential slack: An effective metric of combinational circuit performance. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). ACM/IEEE, 198--201.
• 5: Chen, D. and Babcock, J. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1, 1--18.
• 6: Gammie, G., Wang, A., Chau, M., Gururajarao, S., Pitts, R., Jumel, F., Engel, S., Royannez, P., Lagerquist, R., Mair, H., Vaccani, J., Baldwin, G., Heragu, K., Mandal, R., Clinton, M., Arden, D., and Ko, U. 2008. A 45nm 3.5g baseband-and-multimedia-application processor using adaptive body-bias and ultra-low-power techniques. In Proceedings of the International Solid-State Circuits Conference (ISSCC). IEEE, 258--259.
• 7: Heloue, K. and Najm, F. N. 2008. Parameterized timing analysis with general delay models and arbitrary variation sources. In Proceedings of the Design Automation Conference (DAC). ACM/IEEE, 403--408.
• 8: Heloue, K., Onaissi, S., and Najm, F. N. 2008. Efficient block-based parameterized timing analysis covering all potentially cricital paths. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). ACM/IEEE, 173--180.
• 9: Jayakumar, N., Dhar, S., and Khatri, S. P. 2005. A self-adjusting scheme to determine the optimum rbb by monitoring leakage currents. In Proceedings of the Design Automation Conference (DAC). ACM/IEEE, 43--46.
• 10: Keshavarzi, A., Narendra, S., Bloechel, B., Borkar, S., and De, V. 2002. Forward body bias for microprocessors in 130nm technology generation and beyond. In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers. IEEE, 312--315.
• 11: Khandelwal, V. and Srivastava, A. 2004. Active mode leakage reduction using fine-grained forward body-biasing strategy. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED). ACM/IEEE, 116--121.
• 12: Kulkarni, S. H., Sylvester, D., and Blaauw, D. 2006. A statistical framework for post-silicon tuning through body-bias clustering. In Proceedings of the International Conference on Computer Aided Desing (ICCAD). ACM/IEEE, 39--46.
• 13: Kulkarni, S. H., Sylvester, D., and Blaauw, D. 2008. Design-time optimization of post-silicon tuned circuits using adaptive body-bias. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 27, 3, 481--494.
• 14: Martin, S. M., Flautner, K., Mudge, T., and Blaauw, D. 2002. Combined dynamic voltage scaling and adaptive body-biasing for lower power microprocessors under dynamic workloads. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). ACM/IEEE, 721--725.
• 15: Neau, C. and Roy, K. 2003. Optimal body-bias selection for leakage improvement and process compensation over different technology generations. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED). ACM/IEEE, 116--121.
• 16: Tsai, Y.-F., Vijaykrishnan, N., Xie, Y., and Irwin, M. 2005. Influence of leakage reduction techniques on delay/leakage uncertainty. In Proceedings of the International Conference on VLSI Design. IEEE, 374--379.
• 17: Tschanz, J., Kim, N. S., Dighe, S., Howard, J., Ruhl, G., Vangal, S., Narendra, S., Hoskote, Y., Wilson, H., Lam, C., Shuman, M., Tokunaga, C., Somasekhar, D., Tang, S., Finan, D., Karnik, T., Borkar, N., Kurd, N., and De, V. 2007. Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging. In Proceedings of the International Solid-State Circuits Conference (ISSCC). IEEE, 292--293.
• 18: Wang, F., Wu, X., and Xie, Y. 2008. Variability-driven module selection with joint design-time optimization and post-silicon tuning. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC). ACM/IEEE, 2--9.
• 19: Yang, K., Cheng, K.-T., Wang, L.-C., and Liou, J.-J. UCSB statistical timing simulator—DSIM. http://addlab.ece.ucsb.edu/downloads/DSIM/dsim.pdf.
• 20: Zhuo, C., Blaauw, D., and Sylvester, D. 2008. Variation-aware gate sizing and clustering for post-silicon optimization circuits. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED). ACM/IEEE, 105--110.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Design

Keywords:
Body biasing, leakage current, low-power design, process variations