Thermal sensor allocation and placement for reconfigurable systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Thermal sensor allocation and placement for reconfigurable systems

Full text

Pdf (3.90 MB)

Source

ACM Transactions on Design Automation of Electronic Systems (TODAES) archive
Volume 14 , Issue 4 (August 2009) table of contents

Article No. 50

Year of Publication: 2009

ISSN:1084-4309

Authors

Byunghyun Lee	Seoul National University, Seoul, Korea
Ki-Seok Chung	Hanyang University, Seoul, Korea
Bontae Koo	Electronics and Telecommunications Research Institute, Daejeon, Korea
Nak-Woong Eum	Electronics and Telecommunications Research Institute, Daejeon, Korea
Taewhan Kim	Seoul National University, Seoul, Korea

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 25, Downloads (12 Months): 53, Citation Count: 0

Additional Information:

abstract references index terms

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1562514.1562518 What is a DOI?

ABSTRACT

A dynamic monitoring of thermal behavior of hardware resources using thermal sensors is very important to maintain the operation of systems safe and reliable. This article addresses the problem of thermal sensor allocation and placement for reconfigurable systems. For programmable logic arrays, the degree of the use of hardware resources in the systems highly depends on the target application to be implemented, making the allocation of thermal sensors at the manufacturing stage inadequate (or too costly if implemented) due to the unpredictable thermal profile. This means that the thermal sensor allocation could be processed at the time when the reconfigurable logic is implemented (i.e., at the post manufacturing stage). This work proposes an effective solution to the problem of thermal sensor allocation and placement at the post-manufacturing stage. Specifically, we define the Sensor Allocation and Placement Problem (SAPP), and propose a solution which formulates SAPP into the Unate-Covering Problem (UCP) and solves it optimally. Also we combine SAPP with temperature correlation to reduce required sensors more aggressively and propose a solution by applying UCP again. We then provide an extended solution to handle a practical design issue where the hardware resources for the sensor implementation on specific array locations have already been used up by the application logic. Experimental results using MCNC benchmarks show that our proposed technique uses 62.4% and 19.7% less number of sensors to monitor hotspots on the average than that used by the grid-based and the bisection-based approaches while the overhead of auxiliary circuitry is minimized, respectively.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Betz, V., Rose, J., and Marquardt, A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers.
	2	Gunther, S. H., Binns, F., Carmean, D. M., and Hall, J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technol. J. 5.
	3	Yu, H., Hu, C. L. and He, L. 2007. Minimal skew clock embedding considering time variant temperature variation with automatic correlation extraction. In Proceedings of the International Symposium on Physical Design. ACM/SIGDA, 173--180.
	4	Hachtel, G. D. and Somenzi, F. 1996. Logic Synthesis and Verification Algorithm. Kluwer Academic Publisher, Norwell, MA.
	5	Lee, K. J., Skadron, K., and Huang, W. 2005. Analytical model for sensor placement on microprocessors. In Proceedings of the 23rd International Conference on Computer Design. IEEE, 24--27.
	6	Lopez-Buedo, S. and Boemo, E. 2004. Making visible the thermal behavior of embedded microprocessors on fpgas: A progress report. In Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. ACM/SIGDA, 79--86.
	7	Lopez-Buedo, S., Garrido, J., and Boemo, E. 2000a. Dynamically inserting, operating, and eliminating thermal sensors of fpga-based systems. IEEE Trans. Components Packaging Technol. 25, 4, 561--566.
	8	Lopez-Buedo, S., Garrido, J., and Boemo, E. 2000b. Thermal testing on reconfigurable computers. IEEE Design Test Comput. 17, 1, 84--91.
	9	Manquinho, V. and Marques-Silva, J. P. 2000. On using satisfiability-based pruning techniques in covering algorithms. In Proceedings of the Design, Automation and Test in Europe Conference. IEEE, 356--363.
	10	Mondal, S., Mukherjee, R., and Memik, S. O. 2006. Fine-grain thermal profiling and sensor insertion for fpgas. In Proceedings of the 39th International Symposium on Circuits and Systems. IEEE.
	11	Mukherjee, R., Mondal, S., and Memik, S. O. 2006. Thermal sensor allocation and placement for reconfigurable systems. In Proceedings of the 24th International Conference on Computer-Aided Design. IEEE/ACM, 437--442.
	12	National-Semiconductor. 2000. Understanding integrated circuit package power capabilities. Tech. rep.
	13	Poon, K. K. 1999. Power estimation for field programmable gate arrays. Ph.D. thesis, University of British Columbia.
	14	Quenot, G., Paris, N., and Zavidovique, B. 1991. A temperature and voltage measurement cell for vlsi circuits. In Proceedings of the European ASIC Conference. IEEE, 334--338.
	15	Sherwani, N. A. 1995. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publisher, Norwell, MA.
	16	Skadron, K., Stan, M. R., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D. 2003. Temperature-aware microarchitecture. In Proceedings of the 30th International Symposium on Computer Architecture. IEEE, 2--13.
	17	Xilinx. 2005. Answers database: Virtex/virtex-e/virtex-ii/virtex pro/virtex-4 — What are temperature sensing diode pins (dxp and dxn, tdn, and tdp)? Tech. rep.
	18	Yang, S. 1991. Logic Synthesis and Optimization Benchmarks. Microelectronics Center of North Carolina.