AnySP: anytime anywhere anyway signal processing

ABSTRACT

In the past decade, the proliferation of mobile devices has increased at a spectacular rate. There are now more than 3.3 billion active cell phones in the world-a device that we now all depend on in our daily lives. The current generation of devices employs a combination of general-purpose processors, digital signal processors, and hardwired accelerators to provide giga-operations-per-second performance on milliWatt power budgets. Such heterogeneous organizations are inefficient to build and maintain, as well as waste silicon area and power. Looking forward to the next generation of mobile computing, computation requirements will increase by one to three orders of magnitude due to higher data rates, increased complexity algorithms, and greater computation diversity but the power requirements will be just as stringent. Scaling of existing approaches will not suffice instead the inherent computational efficiency, programmability, and adaptability of the hardware must change. To overcome these challenges, this paper proposes an example architecture, referred to as AnySP, for the next generation mobile signal processing. AnySP uses a co-design approach where the next generation wireless signal processing and high-definition video algorithms are analyzed to create a domain specific programmable architecture. At the heart of AnySP is a configurable single-instruction multiple-data datapath that is capable of processing wide vectors or multiple narrow vectors simultaneously. In addition, deeper computation subgraphs can be pipelined across the single-instruction multiple-data lanes. These three operating modes provide high throughput across varying application types. Results show that AnySP is capable of sustaining 4G wireless processing and high-definition video throughput rates, and will approach the 1000 Mops/mW efficiency barrier when scaled to 45nm.

REFERENCES

• 1: Jung Ho Ahn , William J. Dally , Brucek Khailany , Ujval J. Kapasi , Abhishek Das, Evaluating the Imagine Stream Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.14, June 19-23, 2004, München, Germany
• 2: ARM Ltd. The ARM Architecture Version 6 (ARMv6), 2002. White Paper.
• 3: R. Baines and D. Pulley. The PICOArray and reconfigurable baseband processing for wireless basestations. In Software Defined Radio, February 2004.
• 4: Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.272-283, June 04-08, 2005
• 5: Henk Corporaal , Hans (J.M.) Mulder, MOVE: a framework for high-performance processor design, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.692-701, November 18-22, 1991, Albuquerque, New Mexico, United States [doi>10.1145/125826.126159]
• 6: William J. Dally , James Balfour , David Black-Shaffer , James Chen , R. Curtis Harting , Vishal Parikh , Jongsoo Park , David Sheffield, Efficient Embedded Computing, Computer, v.41 n.7, p.27-32, July 2008 [doi>10.1109/MC.2008.224]
• 7: K. Fan et al. Systematic register bypass customization for application-specific processors. Proceedings. IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2003, pages 64--74, June 2003.
• 8: J. Glossner, E. Hokenek, and M. Moudgill. The sandbridge sandblaster communications processor. In 3rd Workshop on Application Specific Processors, pages 53--58, Sept. 2004.
• 9: Neeraj Goel , Anshul Kumar , Preeti Ranjan Panda, Power Reduction in VLIW Processor with Compiler Driven Bypass Network, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.233-238, January 06-10, 2007 [doi>10.1109/VLSID.2007.127]
• 10: R. Golshan and B. Haroun. A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems. volume 4, pages 351--354 vol.4, May-2 Jun 1994.
• 11: Xuan Guan , Yunsi Fei, Reducing power consumption of embedded processors through register file partitioning and compiler support, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.269-274, July 02-04, 2008 [doi>10.1109/ASAP.2008.4580190]
• 12: Nanoscale Integration and Modeling Group. Predictive Technology Model. http://www.eas.asu.edu/ ptm/.
• 13: S. Knowles. The SoC Future is Soft. IEE Cambridge Branch Seminar 2005, Dec. 2005. http://www.iee-cambridge.org.uk/arc/seminar05/slides/SimonKnowles.pdf.
• 14: Christoforos Kozyrakis , David Patterson, Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 15: Ronny Krashinsky , Christopher Batten , Mark Hampton , Steve Gerding , Brian Pharris , Jared Casper , Krste Asanovic, The Vector-Thread Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.52, June 19-23, 2004, München, Germany
• 16: T. A. Lin, T. M. Liu, and C. Y. Lee. A low-power H.264/AVC decoder. International Symposium on VLSI Design, Automation and Test, 2005., pages 283--286, April 2005.
• 17: Yuan Lin , Hyunseok Lee , Mark Woh , Yoav Harel , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, SODA: A Low-power Architecture For Software Radio, Proceedings of the 33rd annual international symposium on Computer Architecture, p.89-101, June 17-21, 2006
• 18: Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, and K. Flautner. Design and implementation of Turbo decoders for software defined radio. IEEE Workshop on Signal Processing Systems Design and Implementation, 2006. SIPS '06., pages 22--27, Oct. 2006.
• 19: A. Lodi et al. Xisystem: A XiRisc-based SoC with reconfigurable IO module. IEEE Journal of Solid-State Circuits, 41(1):85--96, Jan. 2006.
• 20: B.F. Mei et al. ADRES: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. 13th International Conference on Field-Programmable Logic and Applications, 2003. FPL 2003, pages 61--70, Sept. 2003.
• 21: S. Park et al. Register file power reduction using bypass sensitive compiler. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(6):1155--1159, June 2008.
• 22: Sanghyun Park , Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Yunheung Paek , Eugene Earlie, Bypass aware instruction scheduling for register file power reduction, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada
• 23: Alex Peleg , Sam Wilkie , Uri Weiser, Intel MMX for multimedia PCs, Communications of the ACM, v.40 n.1, p.24-38, Jan. 1997 [doi>10.1145/242857.242865]
• 24: D. Pham et al. The design and implementation of a first generation CELL processor. In IEEE Intl. Solid State Circuits Symposium, February 2005.
• 25: P. Raghavan et al. A customized cross-bar for data-shuffling in domain-specific simd processors. In ARCS, volume 4415 of Lecture Notes in Computer Science, pages 57--68. Springer, 2007.
• 26: Ulrich Ramacher, Software-Defined Radio Prospects for Multistandard Mobile Phones, Computer, v.40 n.10, p.62-69, October 2007 [doi>10.1109/MC.2007.362]
• 27: Srinivas K. Raman , Vladimir Pentkovski , Jagannath Keshava, Implementing Streaming SIMD Extensions on the Pentium III Processor, IEEE Micro, v.20 n.4, p.47-57, July 2000 [doi>10.1109/40.865866]
• 28: International Telecommunications Union M.1645 Recommendation. Framework and overall objectives of the future development of IMT-2000 and systems beyond IMT-2000". http://www.ieee802.org/secmail/pdf00204.pdf.
• 29: Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM SIGGRAPH 2008 papers, August 11-15, 2008, Los Angeles, California
• 30: S. Seo, T. Mudge, Y. Zhu, and C. Chakrabarti. Design and analysis of LDPC decoders for software defined radio. IEEE Workshop on Signal Processing Systems, 2007, pages 210--215, Oct. 2007.
• 31: H. Taoka, K. Higuchi, and M. Sawahashi. Field experiments on real-time 1-Gbps high-speed packet transmission in MIMO-OFDM broadband packet radio access. IEEE 63rd Vehicular Technology Conference, 2006. VTC 2006-Spring., 4:1812--1816, May 2006.
• 32: Kees van Berkel , Frank Heinle , Patrick P. E. Meuwissen , Kees Moerman , Matthias Weiss, Vector processing as an enabler for software-defined radio in handheld devices, EURASIP Journal on Applied Signal Processing, 2005, p.2613-2625, 1 January 2005 [doi>10.1155/ASP.2005.2613]
• 33: M. Woh et al. The next generation challenge for software defined radio. In Proc. 7th Intl. Conference on Systems, Architectures, Modelling, and Simulation, pages 343--354, Jul. 2007.
• 34: Mark Woh , Yuan Lin , Sangwon Seo , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Richard Bruce , Danny Kershaw , Alastair Reid , Mladen Wilder , Krisztian Flautner, From SODA to scotch: The evolution of a wireless baseband processor, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.152-163, November 08-12, 2008 [doi>10.1109/MICRO.2008.4771787]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Single-instruction-stream, multiple-data-stream processors (SIMD)

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Signal processing systems

General Terms:
Algorithms, Design, Performance

Keywords:
fully programmable architecture, high-end signal processing, low-power architecture, simd, single-instruction multiple-data parallelism, software defined radio