ACM Home Page
Please provide us with feedback. Feedback
Investigating transactional memory performance on ccNUMA machines
Full text PdfPdf (382 KB)
Source
High Performance Distributed Computing archive
Proceedings of the 18th ACM international symposium on High performance distributed computing table of contents
Garching, Germany
SESSION: Poster Session table of contents
Pages 67-68  
Year of Publication: 2009
ISBN:978-1-60558-587-1
Authors
Ruibo Wang  National University of Defense Technology, Changsha, China
Kai Lu  National University of Defense Technology, Changsha, China
Xicheng Lu  National University of Defense Technology, Changsha, China
Sponsors
ACM: Association for Computing Machinery
SIGARCH: ACM Special Interest Group on Computer Architecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 24,   Downloads (12 Months): 57,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1551609.1551625
What is a DOI?

ABSTRACT

Most Software Transactional Memory (STM) research has focused on multi-core processors and small SMP machines; limited research has been aimed at the clusters, leaving the area of big SMP machines unexplored. Big SMP machine usually use Non-Uniform Memory Access (NUMA) to unburden the overloading between CPUs and the memory. In this paper, we evaluate several STM implementations on big SMP machine with cache coherent NUMA (ccNUMA) architecture. We found the remote memory access latency is the key factor influencing the STM performance. We also analyze the different design choices of STM. Finally, we conclude a specific design choice to achieve high performance in this domain.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
3
 
4
Dave, D., Ori, S., and Nir, S. 2006. Transactional Locking II. Distributed Computing, the Proceedings of the 20th International Symposium on Distributed Computing (Stockholm, Sweden, September 18 - 20, 2006). DISC '06. Springer-Verlag Berlin Heidelberg, 194--208.
5
 
6
Virendra, J. M., Michael, F. S., Christopher, H., Athul, A., David, E., William, N. S. III, and Michael, L. S. 2006. Lowering the overhead of software transactional memory. In the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (Ottawa, Canada, June 11, 2006). TRANSACT '06.
7

Collaborative Colleagues:
Ruibo Wang: colleagues
Kai Lu: colleagues
Xicheng Lu: colleagues