Compiler-assisted soft error detection under performance and energy constraints in embedded systems

ABSTRACT

Soft errors induced by terrestrial radiation are becoming a significant concern in architectures designed in newer technologies. If left undetected, these errors can result in catastrophic consequences or costly maintenance problems in different embedded applications. In this article, we focus on utilizing the compiler's help in duplicating instructions for error detection in VLIW datapaths. The instruction duplication mechanism is further supported by a hardware enhancement for efficient result verification, which avoids the need of additional comparison instructions. In the proposed approach, the compiler determines the instruction schedule by balancing the permissible performance degradation and the energy constraint with the required degree of duplication. Our experimental results show that our algorithms allow the designer to perform trade-off analysis between performance, reliability, and energy consumption.

REFERENCES

• 1: Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
• 2: Avizienis, A. 1973. Arithmetic algorithms for error-coded operands. IEEE Trans. Comput. C 22, 6, 567--572.
• 3: Baze, M. and Buchner, S. 1997. Attenuation of single event induced pulses in cmos combinational logic. IEEE Trans. Nucl. Sci. 44, 6.
• 4: Cristiana Bolchini , Fabio Salice, A Software Methodology for Detecting Hardware Faults in VLIW Data Paths, Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.170-175, October 24-26, 2001
• 5: Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, Proceedings of the 32nd annual international symposium on Computer Architecture, p.172-183, June 04-08, 2005
• 6: Hazucha, P. and Svensson, C. 2000. Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. 47, 6, 2586--2594.
• 7: Holm, J. and Banerjee, P. 1992. Low cost concurrent error detection in a vliw architecture using replicated instructions. In Proceedings of the International Conference on Parallel Processing. IEEE, Los Alamitos, 192--195.
• 8: Hp Nonstop Himalaya. http://nonstop.compaq.com/.
• 9: Fujio Ishihara , Farhana Sheikh , Borivoje Nikolić, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.185-195, February 2004 [doi>10.1109/TVLSI.2003.821548]
• 10: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 11: Lo, J.-C., Thanawastien, S., Rao, T. R. N., and Nicolaidis, M. 1992. An sfs berger check prediction alu and its application to self-checking processor designs. IEEE Trans.Comput. Aid. Des. Integr. Circ. Syst. 11, 4, 525--540.
• 12: Avi Mendelson , Neeraj Suri, Designing High-Performance & Reliable Superscalar Architectures: The out of Order Reliable Superscalar (O3RS) Approach, Proceedings of the 2000 International Conference on Dependable Systems and Networks (formerly FTCS-30 and DCCA-8), p.473-481, June 25-28, 2000
• 13: Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
• 14: Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
• 15: Namjoo, M. and McCluskey, E. 1981. Watchdog processors and detection of malfunctions at the system level. Tech. rep. 81-17, CRC.
• 16: Nicolaidis, M. 1993. Efficient implementation of self-checking adders and alus. In Proceedings of the 23th Fault Tolerant Computing Symposium.
• 17: Oh, N., Shirvani, P., and McCluskey, E. 2002a. Control-flow checking by software signatures. IEEE Trans. Reliab. 51, 1, 111--122.
• 18: Oh, N., Shirvani, P., and McCluskey, E. 2002b. Error detection by duplicated instructions in super-scalarprocessors. IEEE Trans. Reliab. 51, 1, 63--75.
• 19: Angshuman Parashar , Sudhanva Gurumurthi , Anand Sivasubramaniam, A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy, Proceedings of the 31st annual international symposium on Computer architecture, p.376, June 19-23, 2004, München, Germany
• 20: J. H. Patel , L. Y. Fung, Concurrent Error Detection in ALU's by Recomputing with Shifted Operands, IEEE Transactions on Computers, v.31 n.7, p.589-595, July 1982 [doi>10.1109/TC.1982.1676055]
• 21: Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
• 22: Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada
• 23: George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005 [doi>10.1109/CGO.2005.34]
• 24: George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005
• 25: Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
• 26: M. A. Schuette , J. P. Shen, Exploiting Instruction-Level Parallelism for Integrated Control-Flow Monitoring, IEEE Transactions on Computers, v.43 n.2, p.129-140, February 1994 [doi>10.1109/12.262118]
• 27: Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
• 28: Timothy J. Slegel , Robert M. Averill III , Mark A. Check , Bruce C. Giamei , Barry W. Krumm , Christopher A. Krygowski , Wen H. Li , John S. Liptay , John D. MacDougall , Thomas J. McPherson , Jennifer A. Navarro , Eric M. Schwarz , Kevin Shum , Charles F. Webb, IBM's S/390 G5 Microprocessor Design, IEEE Micro, v.19 n.2, p.12-23, March 1999 [doi>10.1109/40.755464]
• 29: Jared C. Smolens , Jangwoo Kim , James C. Hoe , Babak Falsafi, Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.257-268, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.19]
• 30: Karthik Sundaramoorthy , Zach Purser , Eric Rotenburg, Slipstream processors: improving both performance and fault tolerance, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.257-268, November 2000, Cambridge, Massachusetts, United States
• 31: Trimaran. http://www.trimaran.org.
• 32: T. N. Vijaykumar , Irith Pomeranz , Karl Cheng, Transient-fault recovery using simultaneous multithreading, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
• 33: Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, München, Germany

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Optimization; Compilers

General Terms:
Algorithms, Design, Performance, Reliability

Keywords:
Embedded systems, compilers, energy consumption, instruction duplication, reliability, soft errors