Ga based approach for optimized scheduling in a semiconductor wafer fabrication

ABSTRACT

Scheduling for semiconductor wafer fabrication is an important problem in actual production of manufacturing system , it is also one of the difficult problems of theory research. Genetic algorithm (GA) is one major object of computational intelligence. So, the study on genetic algorithm based semiconductor wafer fabrication scheduling has been paid much attention in the past few years due to its research value and increasing amount of importance in numerous applications. In this paper, we propose a GA based scheduler. In the GA scheduler, the chromosome represents a combination of scheduling policies, including lot released policies, machine selection rules, dispatch rules and batch rules. So, when the GA finishes its optimization process, an optimal scheduling policy is produced. From our experiment results, the GA will yield a more efficient solution than several other scheduler.

REFERENCES

• 1: M. C. Zhou, M. D. Jeng, "Modeling, analysis, simulation, scheduling, and control of semiconductor manufacturing systems: A Petri net approach," IEEE Trans. Semicond. Manuf., vol.11, no.3, pp.333--357, Aug.1998.
• 2: A. R. Moro, H. Yu, G. Kelleher, "Hybrid heuristic search for the scheduling of flexible manufacturing systems using Petri nets," IEEE Trans. Robot. Automat., vol.18,no.2, pp. 240--245, Apr.2002.
• 3: T. C. Chiang, A. C. Huang, L. C. Fu, "Modeling, scheduling, and performance evaluation for wafer fabrication: a queueing colored Petri-net and GA--based approach," IEEE Trans. Automat. Sci. Eng., vol. 3, no.3, pp. 330--338, Jul. 2006.
• 4: P.K.Johri, "Practical issues in scheduling and dispatching in semiconductor wafer fabrication," J.Manuf.Syst., vol.12, no.6, pp.474--485, Dec.1993.
• 5: Runwei Cheng , Mitsuo Gen , Yasuhiro Tsujimura, A tutorial survey of job-shop scheduling problems using genetic algorithms—I: representation, Computers and Industrial Engineering, v.30 n.4, p.983-997, Sept. 1996 [doi>10.1016/0360-8352(96)00047-2]
• 6: S. Y. Lin, L. C. Fu, T. C. Chiang, Y. S. Shen, "Colored time Petri-Net and GA based approach to modeling and scheduling for wafer probe center," in Proc. IEEE Int. Conf. Robot. Automat., vol.1, Taipei, Taiwan, Sep. 2003, pp.1434--1439.
• 7: J. H. Chen, L. C. Fu, M. H. Lin, A. C. Huang, "Petri-net and GA-based approach to modeling, scheduling, and performance evaluation for wafer fabrication," IEEE Trans. Robot. Automat., vol.17, no.5, pp.619--636, Oct. 2001.
• 8: V. Jain, R. Swarnkap, M. K. Tiwari, "Modeling and analysis of wafer fabrication scheduling via generalized stochastic Petri net and simulated annealing", Int. J. Prod. Res., vol.41, no.15, pp. 3502--3527, Sep. 2003.
• 9: T. C. Chiang, Y. S. Shen, L. C. Fu, "Adaptive lot/equipment matching strategy and GA based approach for optimized dispatching and scheduling in a wafer probe center," Proc. IEEE Int. Conf. Robot. Automat., New Orieans, LA, Apr. 2004, pp. 3125--3130.
• 10: J. H. Chen, L. C. Fu, M. H. Lin. "Petri-net and GA based approach to modeling, scheduling, and performance evaluation for wafer fabrication", IEEE Int. Conf. Robot. Automat., vol. 4, San Francisco, CA, Apri. 2000, pp.3403--3408.
• 11: L. M. Wein, "Scheduling semiconductor wafer fabrication," IEEE Trans. Semiconductor. Manufact., vol.1, no. 3, pp.115--130, Aug.1998.

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.0 GENERAL

Additional Classification:
  I. Computing Methodologies
  I.0 GENERAL

General Terms:
Algorithms

Keywords:
genetic algorithm, scheduling, semiconductor wafer fabrication