Tolerating process variations in large, set-associative caches: The buddy cache

ABSTRACT

One important trend in today's microprocessor architectures is the increase in size of the processor caches. These caches also tend to be set associative. As technology scales, process variations are expected to increase the fault rates of the SRAM cells that compose such caches. As an important component of the processor, the parametric yield of SRAM cells is crucial to the overall performance and yield of the microchip. In this article, we propose a microarchitectural solution, called the buddy cache that permits large, set-associative caches to tolerate faults in SRAM cells due to process variations. In essence, instead of disabling a faulty cache block in a set (as is the current practice), it is paired with another faulty cache block in the same set—the buddy. Although both cache blocks are faulty, if the faults of the two blocks do not overlap, then instead of losing two blocks, buddying will yield a functional block from the nonfaulty portions of the two blocks. We found that with buddying, caches can better mitigate the negative impacts of process variations on performance and yield, gracefully downgrading performance as opposed to catastrophic failure. We will describe the details of the buddy cache and give insights as to why it is both more performance and yield resilient to faults.

REFERENCES

• 1: Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005 [doi>10.1109/TVLSI.2004.840407]
• 2: Arimilli, R. K., Dodson, J. S., Lewis, J. D., and Skergan, T. M. 1999. Cache array defect functional bypassing using repair mask. U.S. Patent Number 5,958,068.
• 3: Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005 [doi>10.1109/MM.2005.110]
• 4: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 5: Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proceedings of the IEEE Custom Integrated Circuits Conference. 201--204.
• 6: Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996695]
• 7: Animesh Datta , Swarup Bhunia , Saibal Mukhopadhyay , Nilanjan Banerjee , Kaushik Roy, Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, Proceedings of the conference on Design, Automation and Test in Europe, p.926-931, March 07-11, 2005 [doi>10.1109/DATE.2005.278]
• 8: Fischer, T., Olbrich, A., Georgakos, G., Lemaitre, B., and Schmitt-Ladsiedel, D. 2007. Impact of process variations and long term degradation on 6T-SRAM cells. In Advances in Radio Science 5, 321--325.
• 9: Fujimoto, Y. 2000. Cache memory having flags for inhibiting rewrite of replacement algorithm area corresponding to fault cell and information processing system having such a cache memory. U.S. Patent Number 6,145,055.
• 10: John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
• 11: Fadi J. Kurdahi , Ahmed M. Eltawil , Young-Hwan Park , Rouwaida N. Kanj , Sani R. Nassif, System-Level SRAM Yield Enhancement, Proceedings of the 7th International Symposium on Quality Electronic Design, p.179-184, March 27-29, 2006 [doi>10.1109/ISQED.2006.130]
• 12: Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, Performance of Graceful Degradation for Cache Faults, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.409-415, March 09-11, 2007 [doi>10.1109/ISVLSI.2007.81]
• 13: Xiaoyao Liang , David Brooks, Microarchitecture parameter selection to optimize system performance under process variation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233587]
• 14: Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065588]
• 15: McClure, D. 1997. Method and system for bypassing a faulty line of data or its associated tag of a set associative cache memory. U.S. Patent Number 5,666,482.
• 16: Mizuno, T., Okumtura, J., and Toriumi, A. 1994. Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's. IEEE Trans. Electron Devices 41, 11, 2216--2221.
• 17: S. Mukhopadhyay , H. Mahmoodi , K. Roy, Statistical design and optimization of SRAM cell for yield enhancement, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.10-13, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382534]
• 18: Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006 [doi>10.1109/MICRO.2006.52]
• 19: Pellston 2006. Intel's newest Quad Xeon MP versus HP's DL585 Quad Opteron. http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=2872&p=2.
• 20: Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
• 21: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 22: Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
• 23: SimpleScalar LLC. The SimpleScalar toolset. http://www.simplescalar.com.
• 24: Standard Performance Evaluation Corp. SPEC CPU2000 V1.3. http://www.spec.org/cpu2000.
• 25: Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0. Tech. rep., HP Western Research Labs.
• 26: Jim Tschanz , Keith Bowman , Vivek De, Variation-tolerant circuits: circuit solutions and techniques, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065780]
• 27: University of Minnesota ARCTiC Labs. Minnespec: A new SPEC benchmark workload for simulation-based computer architecture research. http://www.arctic.umn.edu/minnespec/index.shtml.
• 28: Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, ACM SIGARCH Computer Architecture News, v.36 n.3, p.203-214, June 2008
• 29: Jinjun Xiong , Kingho Tam , Lei He, Buffer Insertion Considering Process Variation, Proceedings of the conference on Design, Automation and Test in Europe, p.970-975, March 07-11, 2005 [doi>10.1109/DATE.2005.85]
• 30: Chuanjun Zhang , Frank Vahid , Jun Yang , Walid Najjar, A way-halting cache for low-energy high-performance systems, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.34-54, March 2005 [doi>10.1145/1061267.1061270]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Reliability

Keywords:
Processor architectures, caches, fault recovery, memory structures