Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%).

FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal.

In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TCMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V_dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.

REFERENCES

• 1: Paul Beckett, Low-power circuits using dynamic threshold devices, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA [doi>10.1145/1057661.1057713]
• 2: Kerry Bernstein , Ching-Te Chuang , Rajiv Joshi , Ruchir Puri, Design and CAD Challenges in sub-90nm CMOS Technologies, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.129, November 09-13, 2003 [doi>10.1109/ICCAD.2003.54]
• 3: Cakici, T., Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2005. Independent gate skewed logic in double-gate SOI technology. In Proceedings of the International SOI Conference. 83--84.
• 4: Chang, L., Tang, S., King, T.-J., Bokor, J., and Hu, C. 2000. Gate length scaling and threshold voltage control of double-gate MOSFETs. In Proceedings of the International Electronic Device Meeting. 719--722.
• 5: Chiang, M.-H., Kim, K., Tretz, C., and Chuang, C.-T. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Dev. Lett. 52, 10, 2339--2342.
• 6: D. G. Chinnery , K. Keutzer, Linear programming for sizing, V_th and V_dd assignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077642]
• 7: Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lakshmanan, D., and Roy, K. 2007. Modeling and circuit synthesis for independently controlled double-gate FinFET devices. IEEE Trans. Comput.-Aid. Des. 26, 11, 1957--1966.
• 8: Diril, A. U., Dhillon, Y. S., Chatterjee, A., and Singh, A. D. 2005. Level-shifter free design of low-power dual supply voltage CMOS circuits using dual threshold voltages. IEEE Trans. VLSI Syst. 13, 9, 1103--1107.
• 9: Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007 [doi>10.1109/VLSID.2007.182]
• 10: Tsu-Jae King, FinFETs for nanoscale CMOS digital integrated circuits, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.207-210, November 06-10, 2005, San Jose, CA
• 11: Su, L. T., Chung, J. E., Antoniadis, D. A., Goodson, K. E., and Flik, M. I. 1994. Measurement and modelling of self-heating in SOI nMOSFET's. IEEE Electron. Dev. Lett. 41, 69--75.
• 12: Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2004. High-performance and low-power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67--68.
• 13: Prateek Mishra , Anish Muttreja , Niraj K. Jha, Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.77-84, June 12-13, 2008 [doi>10.1109/NANOARCH.2008.4585795]
• 14: Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.
• 15: Anish Muttreja , Prateek Mishra , Niraj K. Jha, Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects, Proceedings of the 21st International Conference on VLSI Design, p.220-227, January 04-08, 2008 [doi>10.1109/VLSI.2008.117]
• 16: Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 20, 1, 20--31.
• 17: Mikhail Popovich , Eby G. Friedman , Michael Sotman , Avinoam Kolodny, On-chip power distribution grids with multiple supply voltages for high performance integrated circuits, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA [doi>10.1145/1057661.1057665]
• 18: Roy, K., Wei, L., and Chen, Z. 1999. Multiple-V_dd and multiple-V_th CMOS (MVCMOS) for low-power applications. In Proceedings of the International Symposium on Computer Architecture. 366--370.
• 19: Ashish Srivastava , Dennis Sylvester, Minimizing total power by simultaneous Vdd/Vth assignment, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119851]
• 20: Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147047]
• 21: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 22: Trivedi, V. P., Fossum, J. G., and Zhang, W. 2007. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid-State Electron. 1, 170--178.
• 23: Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224083]
• 24: Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanzawa, M., Ichida, M., and Nogami, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. IEEE J. Solid-State Circ. 33, 3, 463--472.
• 25: Feng Wang , Yuan Xie , Kerry Bernstein , Yan Luo, Dependability Analysis of Nano-scale FinFET circuits, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.399, March 02-03, 2006 [doi>10.1109/ISVLSI.2006.35]
• 26: Wei, L., Chen, Z., and Roy, K. 1997. Double-gate dynamic threshold voltage (DGDT) SOI MOSFETs for low-power high-performance designs. In Proceedings of the International SOI Conference. 82--83.
• 27: Yu, B., Chang, L., Shibly, A. et al. 2002. FinFET scaling to 10nm gate length. In Proceedings of the International Electronic Device Meeting. 251--254.
• 28: Zhang, W., Fossum, J. G., Mathew, L., and Du, Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. IEEE Elect. Dev. Lett. 52, 10, 2189--2206.
• 29: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]
• 30: Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007 [doi>10.1145/1229175.1229176]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Combinational logic

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.6 Optimization
          Subjects: Linear programming

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Algorithms, Design, Performance

Keywords:
Low-power, TCMS, linear programming, synthesis