ACM Home Page
Please provide us with feedback. Feedback
Addressing the challenges of DBT for the ARM architecture
Full text PdfPdf (474 KB)
Source
Language, Compiler and Tool Support for Embedded Systems archive
Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems table of contents
Dublin, Ireland
SESSION: Runtime system support table of contents
Pages 147-156  
Year of Publication: 2009
ISBN:978-1-60558-356-3
Also published in ...
Authors
Ryan W. Moore  University of Pittsburgh, Pittsburgh, PA, USA
José A. Baiocchi  University of Pittsburgh, Pittsburgh, PA, USA
Bruce R. Childers  University of Pittsburgh, Pittsburgh, PA, USA
Jack W. Davidson  University of Virginia, Charlottesville, VA, USA
Jason D. Hiser  University of Virginia, Charlottesville, VA, USA
Sponsors
ACM: Association for Computing Machinery
SIGBED: ACM Special Interest Group on Embedded Systems
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
SIGART: ACM Special Interest Group on Artificial Intelligence
SIGPLAN: ACM Special Interest Group on Programming Languages
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 23,   Downloads (12 Months): 85,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1542452.1542472
What is a DOI?

ABSTRACT

Dynamic binary translation (DBT) can provide security, virtualization, resource management and other desirable services to embedded systems. Although DBT has many benefits, its run-time performance overhead can be relatively high. The run-time overhead is important in embedded systems due to their slow processor clock speeds, simple microarchitectures, and small caches. This paper addresses how to implement efficient DBT for ARM-based embedded systems, taking into account instruction set and cache/TLB nuances. We develop several techniques that reduce DBT overhead for the ARM. Our techniques focus on cache and TLB behavior. We tested the techniques on an ARM-based embedded device and found that DBT overhead was reduced by 54% in comparison to a general-purpose DBT configuration that is known to perform well, thus further enabling DBT for a wide range of purposes.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
2
3
4
 
5
 
6
Apala Guha and Kim Hazelwood and Mary Lou Soffa. Reducing exit stub memory consumption in code caches. Int'l. Conf. on High-Performance Embedded Architectures and Compilers. 2007.
7
 
8
9
 
10
11
 
12
 
13
Maebe, J., Ronsse, Michiel, De Bosschere, K. DIOTA: Dynamic Instrumentation, Optimization and Transformation of Applications. Compendium of Workshops and Tutorials Held in conjunction with PACT'02. 2002.
 
14
Arkaitz Ruiz-Alvarez and Kim Hazelwood. Evaluating the Impact of Dynamic Binary Translation Systems on Hardware Cache Performance. IEEE Int'l. Symp. on Workload Characterization. 2008.
 
15
Kevin Scott, Naveen Kumar, Bruce Childers, Jack Davidson and Mary Lou Soffa. Overhead reduction techniques for software dynamic translation. Int'l. Parallel and Distributed Processing Symp. 2004.
 
16
 
17
 
18
19
 
20
 
21
22

Collaborative Colleagues:
Ryan W. Moore: colleagues
José A. Baiocchi: colleagues
Bruce R. Childers: colleagues
Jack W. Davidson: colleagues
Jason D. Hiser: colleagues