| Adagio: making DVS practical for complex HPC applications |
| Full text |
Pdf
(480 KB)
|
Source
|
International Conference on Supercomputing
archive
Proceedings of the 23rd international conference on Supercomputing
table of contents
Yorktown Heights, NY, USA
SESSION: Power management
table of contents
Pages 460-469
Year of Publication: 2009
ISBN:978-1-60558-498-0
|
|
Authors
|
|
Barry Rountree
|
University of Arizona, Tucson, AZ, USA
|
|
David K. Lownenthal
|
University of Arizona, Tucson, AZ, USA
|
|
Bronis R. de Supinski
|
Lawrence Livermore National Laboratory, Livermore, CA, USA
|
|
Martin Schulz
|
Lawrence Livermore National Laboratory, Livermore, CA, USA
|
|
Vincent W. Freeh
|
North Carolina State University, Raleigh, NC, USA
|
|
Tyler Bletsch
|
North Carolina State University, Raleigh, NC, USA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 18, Downloads (12 Months): 51, Citation Count: 0
|
|
|
ABSTRACT
Power and energy are first-order design constraints in high performance computing. Current research using dynamic voltage scaling (DVS) relies on trading increased execution time for energy savings, which is unacceptable for most high performance computing applications. We present Adagio, a novel runtime system that makes DVS practical for complex, real-world scientific applications by incurring only negligible delay while achieving significant energy savings. Adagio improves and extends previous state-of-the-art algorithms by combining the lessons learned from static energy-reducing CPU scheduling with a novel runtime mechanism for slack prediction. We present results using Adagio for two real-world programs, UMT2K and ParaDiS, along with the NAS Parallel Benchmark suite. While requiring no modification to the application source code, Adagio provides total system energy savings of 8% and 20% for UMT2K and ParaDiS, respectively, with less than 1% increase in execution time.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Vasily Bulatov , Wei Cai , Jeff Fier , Masato Hiratani , Gregg Hommes , Tim Pierce , Meijie Tang , Moono Rhee , Kim Yates , Tom Arsenlis, Scalable Line Dynamics in ParaDiS, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.19, November 06-12, 2004
[doi> 10.1109/SC.2004.53]
|
| |
2
|
|
| |
3
|
Linux kernel cpufreq subsystem.
|
 |
4
|
Matthew Curtis-Maury , James Dzierwa , Christos D. Antonopoulos , Dimitrios S. Nikolopoulos, Online power-performance adaptation of multithreaded programs using hardware event-based prediction, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
[doi> 10.1145/1183401.1183426]
|
| |
5
|
Yang Ding, Mahmut Kandemir, Padma Raghavan, and Mary Jane Irwin. A helper thread based EDP reduction scheme for adapting application execution in CMPs. In International Parallel and Distributed Processing Symposium, April 2008.
|
| |
6
|
|
| |
7
|
|
| |
8
|
|
 |
9
|
|
| |
10
|
|
| |
11
|
Lawrence Livermore National Laboratory. The ASCI Purple Benchmarks. http://www.llnl.gov/asci/platforms/purple/rfp/benchmarks, 2001.
|
| |
12
|
Lawrence Livermore National Laboratory. The UMT Benchmark Code. http://www.llnl.gov/asci/platforms/purple/rfp/benchmarks/limited/umt/, January 2002.
|
| |
13
|
Jian Li and Jose Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In International Symposium on High-Performance Computer Architecture, 2006.
|
| |
14
|
|
 |
15
|
|
| |
16
|
|
 |
17
|
|
| |
18
|
|
| |
19
|
M. Angels Moncusí, Alex Arenas, and Jesus Labarta. Energy aware EDF scheduling in distributed hard real time systems. In Real-Time Systems Symposium, December 2003.
|
| |
20
|
NAS Parallel Benchmark Suite v3.3.
|
| |
21
|
PAPI: Performance application programming interface.
|
 |
22
|
Barry Rountree , David K. Lowenthal , Shelby Funk , Vincent W. Freeh , Bronis R. de Supinski , Martin Schulz, Bounding energy consumption in large-scale MPI programs, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada
[doi> 10.1145/1362622.1362688]
|
 |
23
|
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany
|
 |
24
|
Robert Springer , David K. Lowenthal , Barry Rountree , Vincent W. Freeh, Minimizing execution time in MPI programs on an energy-constrained, power-scalable cluster, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA
[doi> 10.1145/1122971.1123006]
|
 |
25
|
|
| |
26
|
Vishnu Swaminathan and Krshnendu Chakrabarty. Real-time task scheduling for energy-aware embedded systems. In IEEE Real-Time Systems Symposium, November 2000.
|
| |
27
|
OpenMPI Development Team. OpenMPI. http://www.open-mpi.org, 2006.
|
| |
28
|
Ram Viswanath, Vijay Wakharkar, Abhay Watwe, and Vassou Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, Q3 2000.
|
 |
29
|
|
| |
30
|
|
|