Comparison of network-on-chip topologies for multicore systems considering multicast and local traffic

ABSTRACT

Performance of two network-on-chip (NoC) topologies is compared for the use in multicore processors. The performance evaluation is supported by the CINSim simulator. This simulator has been developed to model a variety of network topologies that are based on atomic components such as buffers, routers, traffic generators, and target buffers. The development of this simulator was driven by the investigation of networks-on-chip. But off-chip networks can be examined as well. Two examples for NoC topologies, a mesh and a bidirectional interconnection network, are compared. Unicast traffic is used as well as multicast and local traffic, which both represent a significant part of the network traffic for evaluating multi-core processors. In addition to the performance, the mean distance, the diameter, and the buffer cost are calculated for both network topologies. The results show that bidirectional multistage interconnection networks outperform meshes. A clearly better scalability is shown by the bidirectional multistage interconnection networks.

REFERENCES

• 1: Monica Alderighi , Fabio Casini , Sergio D'Angelo , Davide Salvi , Giacomo R. Sechi, A Fault-Tolerant FPGA-based Multi-Stage Interconnection Network for Space Applications, Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), p.302, January 29-31, 2002
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Davide Bertozzi , Antoine Jalabert , Srinivasan Murali , Rutuparna Tamhankar , Stergios Stergiou , Luca Benini , Giovanni De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.113-129, February 2005 [doi>10.1109/TPDS.2005.22]
• 4: Luciano Bononi , Nicola Concer, Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
• 5: William J. Dally , Steve Lacy, VLSI Architecture: Past, Present, and Future, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, p.232, March 21-24, 1999
• 6: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 7: César A. F. De Rose , Hans-Ulrich Heiss, Dynamic Processor Allocation in Large Mesh-Connected Multicomputers, Proceedings of the 7th International Euro-Par Conference Manchester on Parallel Processing, p.783-792, August 28-31, 2001
• 8: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 9: G. Jack Lipovski , Miroslaw Malek, Parallel computing: theory and comparisons, Wiley-Interscience, New York, NY, 1987
• 10: D. Lüdtke, D. Tutsch, A. Walter, and G. Hommel. Improved performance of bidirectional multistage interconnection networks by reconfiguration. In Proceedings of 2005 Design, Analysis, and Simulation of Distributed Systems (DASD 2005); San Diego, pages 21--27. SCS, Apr. 2005.
• 11: Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996809]
• 12: Lionel M. Ni , Yadong Gui , Sherry Moore, Performance Evaluation of Switch-Based Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.8 n.5, p.462-474, May 1997 [doi>10.1109/71.598274]
• 13: P. P. Pande, C. S. Grecu, A. Ivanov, and R. A. Saleh. Switch-based interconnect architecture for future systems on chip. In Proceedings of the SPIE, volume 5117, pages 228--237, 2003.
• 14: Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005 [doi>10.1109/DATE.2005.1]
• 15: Dietmar Tutsch, Performance Analysis of Network Architectures, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
• 16: Y. Yang and J. Wang. A class of multistage conference switching networks for group communication. IEEE Transactions on Parallel and Distributed Systems, 15(3):228--243, Mar. 2004.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network topology
  C.4 PERFORMANCE OF SYSTEMS

Keywords:
multicast, multicore processor, network-on-chip, performance, simulation