Statistical analysis of circuit timing using majorization

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Statistical analysis of circuit timing using majorization

Full text

Digital Edition , Html

Html (44 KB), Pdf

Pdf (1.17 MB)

Source

Communications of the ACM archive
Volume 52 , Issue 8 (August 2009) table of contents
A Blind Person's Interaction with Technology

SECTION: Research highlights table of contents

Pages 95-100

Year of Publication: 2009

ISSN:0001-0782

Authors

Michael Orshansky	University of Texas, Austin
Wei-Shen Wang	Mentor Graphics, Taipei, Taiwan

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 24, Downloads (12 Months): 191, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1536616.1536641 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Agarwal, A., Zolotov, V., Blaauw, D.T. Statistical timing analysis using bounds and selective enumeration. IEEE Trans. Comp. Aided Des. Integr. Circuits Syst. 22, 9 (2003), 1243--1260.
	2	K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , N. J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond, IBM Journal of Research and Development, v.50 n.4/5, p.433-449, July 2006
	3	Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003 [doi>10.1109/ICCAD.2003.129]
	4	Clark, C.E. The greatest of a finite set of random variables. Oper. Res. 9, 2 (1961), 85--91.
	5	Soha Hassoun , Tsutomu Sasao, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
	6	Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th Design Automation Conference, p.594-604, January 1982
	7	E. T. A. F. Jacobs , M. R. C. M. Berkelaar, Gate sizing using a statistical delay model, Proceedings of the conference on Design, automation and test in Europe, p.283-291, March 27-30, 2000, Paris, France [doi>10.1145/343647.343782]
	8	J. A. G. Jess , K. Kalafala , S. R. Naidu , R. H. J. M. Otten , C. Visweswariah, Statistical timing for parametric yield prediction of digital integrated circuits, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776066]
	9	Jyu, H.F., Malik, S., Devadas, S., Keutzer, K.W. Statistical timing analysis of combinational logic circuits. IEEE Trans. VLSI Syst. 1, 2 (1993), 126--137.
	10	Marshall, A.W., Olkin, I. Inequalities: Theory of Majorization and Its Applications. Academic Press, New York, 1979.
	11	Moretti G. CLK Design Automation introduces Amber FX Analyzer, EDA Design Line. Retrieved on May 22, 2009, http://www.edadesignline.com/.
	12	Nadas, A. Probabilistic PERT. IBM J. Res. Dev. 23, 3 (1979), 339--347.
	13	Michael Orshansky , Sani Nassif , Duane Boning, Design for Manufacturability and Statistical Design: A Comprehensive Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
	14	Anand Ramalingam , Gi-Joon Nam , Ashish Kumar Singh , Michael Orshansky , Sani R. Nassif , David Z. Pan, An accurate sparse matrix based framework for statistical static timing analysis, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233547]
	15	Robillard, P., Trahan M. The completion time of PERT networks. Oper. Res. 25, 1 (1977), 15--29.
	16	Tong, Y.L. Probability Inequalities in Multivariate Distributions. Academic Press, New York, 1980.
	17	C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996663]
	18	Wang, W.S., Orshansky, M. Path-based statistical timing analysis handling arbitrary delay correlations: theory and implementation. IEEE Trans. Comp. Aided Des. Integr. Circuits Syst. 25, 12 (2006), 2976--2988.
	19	S. H. Yen , D. H. Du , S. Ghanta, Efficient algorithms for extracting the K most critical paths in timing analysis, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.649-654, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74497]