Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits

ABSTRACT

Operating frequencies of combinational logic circuits can be increased using Wave-Pipelining (WP), by adjusting the clock periods and clock skews. In this article, Built-In Self-Test (BIST) and System-on-Chip (SOC) approaches are proposed for automating this adjustment and they are evaluated by implementation of filters using a Distributed Arithmetic Algorithm (DAA) and sinewave generator using the COordinate Rotation DIgital Computer (CORDIC). Both the circuits are studied by adopting three schemes: wave-pipelining, pipelining, and nonpipelining. Xilinx Spartan II and Altera Cyclone II FPGAs with Nios II soft-core processor are used for implementation of the circuits with the BIST and SOC approaches, respectively. The proposed schemes increase the speed of the WP circuits by a factor of 1.19--2.6 compared to nonpipelined circuits. The pipelined circuits achieve higher speed than the WP circuits by a factor of 1.13--3.27 at the cost of increase in area and power. When both pipelined and WP circuits are operated at the same frequency, the former dissipates more power for circuits with higher word sizes and for moderate logic depths. The observation regarding the dependence of the superiority of the WP circuits with regard to power dissipation on the logic depth is one of the major contributions of this article.

REFERENCES

• 1: Altera Corp. 2003. Using the LogicLock methodology in the Quartus II design software. Application note 161. Altera, version 3.3.
• 2: V. Amudha , B. Venkataramani , R. Vinoth kumar , S. Ravishankar, SOC Implementation of HMM Based Speaker Independent Isolated Digit Recognition System, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.848-853, January 06-10, 2007 [doi>10.1109/VLSID.2007.144]
• 3: Ray Andraka, A survey of CORDIC algorithms for FPGA based computers, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.191-200, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275139]
• 4: Boemo, E. I., Lopez-Buedo, S., and Meneses, J. M. 1996. Wave pipelines via LUTs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’96), vol. 4, 185--188.
• 5: Burleson, W. P., Ciesielski, M., Klass, F., and Liu. 1998. Wave-Pipelining: A tutorial and research survey. IEEE Trans. VLS Integr. Syst. 6, 3, 464--474.
• 6: G. Lakshminarayanan , B. Venkataramani, Optimization techniques for FPGA-based wave-pipelined DSP blocks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.7, p.783-793, July 2005 [doi>10.1109/TVLSI.2005.850086]
• 7: Martin, G. and Chang, H. 2001. System-on-Chip design. In Proceedings of the International Conference on ASIC. 12--17.
• 8: Nyathi, J. and Delgado-Frias, G. J. 1999. A hybrid wave pipelined network router. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 49, 12, 1764--1772.
• 9: Parhi, K. K. 1999. VLSI Signal Processing Systems. John Wiley & Sons.
• 10: Smith, M. J. S. 2003. Application Specific Integrated Circuits. Pearson Education Asia Pvt. Ltd, Singapore.
• 11: Seetharaman, G., Venkataramani, B., and Lakshminarayanan, G. 2006. Design and FPGA implementation of self-tuned wave-pipelined filters. IETE J. Res. 52, 4, 305--313.
• 12: Gray, T., Liu, W., and Cavin, R. 1993. Wave Pipelining: Theory and Implementation. Kluwer Academic.
• 13: Walter Tuttlebee, Software Defined Radio: Baseband Technology for 3G Handsets and Basestations, John Wiley & Sons, 2004
• 14: Volder, J. E. 1959. The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. EC-8, 3, 330--334.
• 15: Flávio R. Wagner , Wander O. Cesário , Luigi Carro , Ahmed A. Jerraya, Strategies for the integration of hardware and software IP components in embedded systems-on-chip, Integration, the VLSI Journal, v.37 n.4, p.223-252, September 2004 [doi>10.1016/j.vlsi.2003.12.005]
• 16: J. S. Walther, A unified algorithm for elementary functions, Proceedings of the May 18-20, 1971, spring joint computer conference, May 18-20, 1971, Atlantic City, New Jersey [doi>10.1145/1478786.1478840]
• 17: Xilinx Documentation library. 2003. Synthesis and Simulation Guide. Xilinx Corporation, San Jose, CA.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design

Keywords:
CORDIC, DAA, FPGA, SOC, pipelining, wave-pipelining