Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Current MMX-like extensions provide a mechanism for general purpose processors to meet the growing performance demand of multimedia applications. However, the computing performance of these extensions is often limited because they only operate on a single data stream. To overcome this obstacle, this paper presents an architecture named "multi-streaming SIMD architecture" that enables one SIMD instruction to simultaneously manipulate multiple data streams. The proposed architecture is a Processor-In-Memory-like register-file architecture including SIMD operating logics for general-purposed processors to further extend current MMX-like extensions to obtain high performance. To efficiently and flexibly realize the proposed architecture, an operation cell is designed by fusing the logic gates and the storage cells together. The operation cells then are used to compose a register file with the ability of performing SIMD operations called "Multimedia Operation Storage Unit (MOSU)". Further, many MOSUs are used to compose a multi-streaming SIMD computing engine that can simultaneously manipulate multiple data streams and exploit the subword parallelisms of the elements in each data stream. Three instruction modes (global, coupling, and isolated modes) are defined for the MMX-like extensions to modulate the amount of parallel data streams and to efficiently utilize the computation resources. Simulation results show that when the multi-streaming SIMD architecture has four 4-register MOSUs, it provides a factor of 3.3x to 5.5x performance improvement compared with Intel's MMX extensions on eleven multimedia kernels.

REFERENCES

• 1: Alex Peleg , Uri Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, v.16 n.4, p.42-50, August 1996 [doi>10.1109/40.526924]
• 2: Marc Tremblay , J. Michael O'Connor , Venkatesh Narayanan , Liang He, VIS Speeds New Media Processing, IEEE Micro, v.16 n.4, p.10-20, August 1996 [doi>10.1109/40.526921]
• 3: Keith Diefendorff , Pradeep K. Dubey , Ron Hochsprung , Hunter Scales, AltiVec Extension to PowerPC Accelerates Media Processing, IEEE Micro, v.20 n.2, p.85-95, March 2000 [doi>10.1109/40.848475]
• 4: Ruby B. Lee, Subword Parallelism with MAX-2, IEEE Micro, v.16 n.4, p.51-59, August 1996 [doi>10.1109/40.526925]
• 5: Deepu Talla , Lizy Kurian John , Doug Burger, Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements, IEEE Transactions on Computers, v.52 n.8, p.1015-1031, August 2003 [doi>10.1109/TC.2003.1223637]
• 6: Nathan Slingerland , Alan Jay Smith, Measuring the Performance of Multimedia Instruction Sets, IEEE Transactions on Computers, v.51 n.11, p.1317-1332, November 2002 [doi>10.1109/TC.2002.1047756]
• 7: Jesus Corbal , Mateo Valero , Roger Espasa, Exploiting a new level of DLP in multimedia applications, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.72-79, November 16-18, 1999, Haifa, Israel
• 8: Asadollah Shahbahrami , Ben Juurlink , Stamatis Vassiliadis, Accelerating Color Space Conversion Using Extended Subwords and the Matrix Register File, Proceedings of the Eighth IEEE International Symposium on Multimedia, p.37-46, December 11-13, 2006 [doi>10.1109/ISM.2006.16]
• 9: Dmitry Cheresiz , Ben Juurlink , Stamatis Vassiliadis , Harry A. G. Wijshoff, The CSI multimedia architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.1-13, January 2005 [doi>10.1109/TVLSI.2004.840415]
• 10: AMD Corp., "AMD Stream Computing, Sep. 2008. DOI=http://ati.amd.com/technology/streamcomputing/sdkdwnld.html
• 11: Brucek Khailany , William J. Dally , Ujval J. Kapasi , Peter Mattson , Jinyung Namkoong , John D. Owens , Brian Towles , Andrew Chang , Scott Rixner, Imagine: Media Processing with Streams, IEEE Micro, v.21 n.2, p.35-46, March 2001 [doi>10.1109/40.918001]
• 12: William J. Dally , Francois Labonte , Abhishek Das , Patrick Hanrahan , Jung-Ho Ahn , Jayanth Gummaraju , Mattan Erez , Nuwan Jayasena , Ian Buck , Timothy J. Knight , Ujval J. Kapasi, Merrimac: Supercomputing with Streams, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.35, November 15-21, 2003
• 13: Michael Gschwind , H. Peter Hofstee , Brian Flachs , Martin Hopkins , Yukio Watanabe , Takeshi Yamazaki, Synergistic Processing in Cell's Multicore Architecture, IEEE Micro, v.26 n.2, p.10-24, March 2006 [doi>10.1109/MM.2006.41]
• 14: Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008 [doi>10.1109/MM.2008.31]
• 15: Christoforos E. Kozyrakis , David A. Patterson, Scalable Vector Processors for Embedded Systems, IEEE Micro, v.23 n.6, p.36-45, November 2003 [doi>10.1109/MM.2003.1261385]
• 16: FlexRAM: Toward an Advanced Intelligent Memory System, Proceedings of the 1999 IEEE International Conference on Computer Design, p.192, October 10-13, 1999
• 17: Mark Oskin , Frederic T. Chong , Timothy Sherwood, Active pages: a computation model for intelligent memory, Proceedings of the 25th annual international symposium on Computer architecture, p.192-203, June 27-July 02, 1998, Barcelona, Spain
• 18: Jung-Yup Kang , Sandeep K. Gupta , Jean-Luc Gaudiot, An Efficient Data-Distribution Mechanism in a Processor-In-Memory (PIM) Architecture Applied to Motion Estimation, IEEE Transactions on Computers, v.57 n.3, p.375-388, March 2008 [doi>10.1109/TC.2007.70818]
• 19: P.T. Hulina, L.D. Coraor, L. Kurian, and E. John, Design and VLSI Implementation of an Address Generation Coprocessor, in IEE Proc. Computers and Digital Techniques, vol. 142, no. 2, pp. 145--151, Mar.1995.
• 20: Intel Corp, "Using MMX Instructions to Convert RGB to YUV Color Conversion, MMX? Technology Manuals and Application Notes. DOI=http://softwarecommunity.intel.com/articles/eng/1713.htm
• 21: NVIDIA Corp, "CUDA Programming Guide 1.1," 2007. DOI=http://developer.download.nvidia.com/compute/cuda/1_0/NVIDIA_CUDA_Programming_Guide_1.0.pdf
• 22: I. Buck, Brook Specification v0.2," 2003. DOI=http://merrimac.stanford.edu/brook/
• 23: S. Rixner, W.J. Dally, B. Khailany, P. Mattson, U.J. Kapasi, and J.D. Owens, Register organization for media processing," in Sixth International Symposium on High-Performance Computer Architecture, Jan.2000, pp. 375 -- 386.
• 24: B. Froba, and A. Ernst, "Face detection with the modified census transform," in IEEE International Conference on Automatic Face and Gesture Recognition, May. 2004, pp. 91 -- 96.
• 25: Ze-Nian Li and Mark S. Drew, Fundamentals of Multimedia, Prentice-Hall, 2004.
• 26: Alex Peleg , Uri Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, v.16 n.4, p.42-50, August 1996 [doi>10.1109/40.526924]
• 27: Intel Corp, Intel SSE4 programming Reference, May 2007. DOI=http://www.intel.com
• 28: N. C. Paver , M. H. Khan , B. C. Aldrich, Accelerating Mobile Multimedia with Intel Wireless MMX" Technology, Proceedings of the IEEE Sixth International Symposium on Multimedia Software Engineering, p.491-498, December 13-15, 2004
• 29: Shreekant (Ticky) Thakkar , Tom Huff, Internet Streaming SIMD Extensions, Computer, v.32 n.12, p.26-34, December 1999 [doi>10.1109/2.809248]
• 30: Intel Corp, MMX? Technology Manuals and Application Notes.DOI=http://softwarecommunity.intel.com/articles/eng/1713.htm
• 31: Intel Corp, "Intel XScale(R) Core Developer's Manual," DOI=http://www.intel.com/design/intelxscale/273473.htm
• 32: Intel Corp, "Intel 64 and IA32 Architecture Optimization Reference manual," November 2007. DOI=http://www.intel.com

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
SIMD, mmx, multimedia extensions, pim, processor-in-memory, streaming computing, streaming processing