New performance/power/area efficient, reliable full adder design

ABSTRACT

Arithmetic circuits have always played one of the most important roles in the designs of processors, FPGAs, and the rapidly evolving domain of media processing architectures. The full adder cell forms the basic building block of majority of these arithmetic circuits. In this paper we describe a hybrid pseudo static full adder cell designed using Data Driven Dynamic Logic. Simulation results show the adder to out perform its competitors, both static as well as dynamic topologies in terms of performance, while maintaining relatively similar area and power characteristics. This paper presents a complete characterization of the popular adder cells in terms of delay, area, power, noise margin and reliability analysis for both super threshold and sub threshold operating regimes.

REFERENCES

• 1: Jin-Fa Lin, Yin-T sung Hwang, Ming-Hwa Sheu, Cheng-Che Ho, "A Novel High-Speed and Energy Efficient Full-Adder Design", IEEE Transactions on Circuits and Systems, vol.54 pp 1050--1059, May 2007.
• 2: R. Rafati, A.Z. Charaki, S.M. Fakhraie, K.C. Smith, "Data-Driven Dynamic Logic versus NP-CMOS logic, A Comparison", Proc. of 12th International Conference on Microelectronics, Tehran, November 2000, pp 57--60.
• 3: R. Rafati, S.M. Fakhraie, K.C. Smith, "A 16 bit Barrel-Shifter Implemented in Data-Driven Dynamic Logic (D3L)", IEEE Transactions on Circuits and Systems, vol.53,no.10, pp 2194--2202, October 2006.
• 4: R. Rafati, A.Z. Charaki, G.R. Chaji, S.M. Fakhraie, K.C. Smith, "Comparison of a 17b Multiplier in Dual-Rail Domino and in Dual-Rail D3L Logic Styles", Proceedings of IEEE International Symposium on Circuits and Systems, pp 257--260, 2002.
• 5: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 6: Sohan Purohit , Marco Lanuzza , Stefania Perri , Pasquale Corsonello , Martin Margala, Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath, Proceedings of the 2009 22nd International Conference on VLSI Design, p.45-50, January 05-09, 2009 [doi>10.1109/VLSI.Design.2009.33]
• 7: Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313874]
• 8: Hendrawan Soeleman , Kaushik Roy , Bipul C. Paul, Robust subthreshold logic for ultra-low power operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.90-100, Feb. 2001 [doi>10.1109/92.920822]
• 9: K. Granhaug , S. Aunet, Six subthreshold full adder cells characterized in 90 nm CMOS technology, Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, p.25-30, April 18-21, 2006 [doi>10.1109/DDECS.2006.1649565]
• 10: Hendrawan Soeleman , Kaushik Roy , Bipul Paul, Sub-Domino Logic: Ultra-Low Power Dynamic Sub-Threshold Digital Logic, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.211, January 03-07, 2001
• 11: John Keane , Hanyong Eom , Tae-Hyoung Kim , Sachin Sapatnekar , Chris Kim, Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147022]
• 12: B. Calhoun, A. Wang, A. Chandrakasan, "Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits", IEEE Journal of Solid-State Circuits, vol.40, no. 9, pp 1778--1786, September 2005.
• 13: E.G. Friedman, "Clock Distribution networks in Synhronous Digital Circuits", Proceedings. of IEEE, vol.89, no.5, pp 665--692, May 2001.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.2 ARITHMETIC AND LOGIC STRUCTURES

General Terms:
Design, Performance, Reliability

Keywords:
d3l, dynamic, full-adder, reliability, sub-threshold