Router with centralized buffer for network-on-chip

ABSTRACT

Network-on-Chip (NoC) architectures are proposed as a possible solution to the wiring challenge. Both NoC performance and energy budget depend heavily on the routers' buffer resources. This paper introduces a centralized buffer structure, which dynamically allocates buffer resources according to network traffic conditions. This centralized buffer management scheme increases the buffer utilization and decreases the overall buffer use on an average of 50% in our case study analysis compared to a fixed buffer assignment strategy. The area overhead can be traded-off against the flexibility of on-demand buffer management.

REFERENCES

• 1: Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514116]
• 2: Avinash Kodi , Ashwini Sarathy , Ahmed Louri, Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA [doi>10.1145/1323548.1323561]
• 3: Jingcao Hu , R. Marculescu, Application-specific buffer space allocation for networks-on-chip router design, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.354-361, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382601]
• 4: Chrysostomos A. Nicopoulos , Dongkook Park , Jongman Kim , N. Vijaykrishnan , Mazin S. Yousif , Chita R. Das, ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.333-346, December 09-13, 2006 [doi>10.1109/MICRO.2006.50]
• 5: William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 6: Circular Buffered Switch Design with Wormhole Routing and Virtual Channels, Proceedings of the International Conference on Computer Design, p.466, October 05-05, 1998
• 7: Y. Tamir , G. L. Frazier, High-performance multi-queue buffers for VLSI communications switches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.343-354, May 30-June 02, 1988, Honolulu, Hawaii, United States
• 8: P. Huang and W. Hwang, "2-Level FIFO Architecture Design for Switch Fabrics in Network-on-Chip, in Proceeding of the International Symposium on Circuits and Systems (ISCAS), pages 4863--4866, 2006.
• 9: 2006 workshop on on- and off-chip interconnection networks for multicore systems (http://www.ece.ucdavis.edu/~ocin06/program.html)," December 6-7, 2006.
• 10: Ming Li , Qing-An Zeng , Wen-Ben Jone, DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147125]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.1 Data Communications Devices
          Subjects: Receivers (e.g., voice, data, image)

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.1 Data Communications Devices
          Subjects: Transmitters**

General Terms:
Design, Experimentation, Performance

Keywords:
NoC, architecture, centralized buffer, router