Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices

ABSTRACT

Dynamic reconfiguration capabilities exploited by modern FPGA devices improve the flexibility and the reliability of embedded systems. The increasing complexity demands for a design-paradigm shift towards a communication-centric approach. Networks-on-Chip are a promising design paradigm for both homogeneous and heterogeneous systems in which communication is represented in a network-like manner, even if they cannot directly be applied to the dynamic reconfiguration scenario. While in literature there are different approaches to design communication infrastructures able to support the reconfiguration of its functionalities, what seems to be neglected is the definition of a complete design flow for a dynamic reconfigurable communication infrastructure able to adapt itself at runtime to the current working scenario. This paper proposes a design flow to automatically create a reconfigurable architecture that consists of a grid of homogeneous tiles that can be filled with either computational (master or slave cores with their network interfaces) or communication (switches) elements.

REFERENCES

• 1: Pionteck, T., Albrecht, C., Koch, R., Maehle, E., Hubner, M., Becker, J.: Communication architectures for dynamically reconfigurable fpga designs. (2007) 1--8
• 2: Bobda, C., Ahmadinia, A., Majer, M., Teich, J., Fekete, S., van der Veen, J.: Dynoc: A dynamic infrastructure for communication in dynamically reconfugurable devices. Field Programmable Logic and Applications, 2005. International Conference on (24-26 Aug. 2005) 153--158
• 3: Pionteck, T., Koch, R., Albrecht, C.: Applying partial reconfiguration to networks-on-chips. Field Programmable Logic and Applications, 2006. FPL '06. International Conference on (28-30 Aug. 2006) 1--6
• 4: Jovanovic, S., Tanougast, C., Weber, S., Bobda, C.: Cunoc: A scalable dynamic noc for dynamically reconfigurable fpgas. Field Programmable Logic and Applications, 2007. FPL 2007. (27-29 Aug. 2007) 753--756
• 5: Andreas Hansson , Kees Goossens, Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases, Proceedings of the First International Symposium on Networks-on-Chip, p.233-242, May 07-09, 2007 [doi>10.1109/NOCS.2007.45]
• 6: Slobodan Lukovic , Leandro Fiorin, An Automated Design Flow for NoC-based MPSoCs on FPGA, Proceedings of the 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, p.58-64, June 02-05, 2008 [doi>10.1109/RSP.2008.31]
• 7: Akash Kumar , Andreas Hansson , Jos Huisken , Henk Corporaal, Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 8: Xilinx: Early access partial reconfiguration. (2006)
• 9: Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: Nsga-ii. Evolutionary Computation, IEEE Transactions on (2) (2002) 182--197
• 10: Bertozzi, D., Benini, L.: Xpipes: a network-on-chip architecture for gigascale systems-on-chip. Circuits and Systems Magazine, IEEE (2) (2004) 18--31
• 11: Corbetta, S., Rana, V., Santambrogio, M.D., Sciuto, D.: A light-weight network-on-chip architecture for dynamically reconfigurable systems. In Proceedings of IEEE SAMOS 2008 - Embedded Computer Systems: Architectures, MOdeling, and Simulation (2008)
• 12: Meroni, A., Rana, V., Santambrogio, M., Sciuto, D.: A requirements-driven reconfigurable soc communication infrastructure design flow. Electronic Design, Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on (2008) 405--409

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.0 General

Additional Classification:
  B. Hardware
  B.0 GENERAL

General Terms:
Algorithms, Design

Keywords:
algorithms, design