Improved performance and yield with chip master planning design methodology

ABSTRACT

Mis-prediction is a dominant problem in nano-scale design that may diminish the quality of physical design algorithms or may even result in failing the design cycle convergence. In this paper, a new planning methodology is presented in which a masterplan of the chip is constructed in early levels of physical design and the rest of succeeding physical design stags operate considering this masterplan. The proposed planning design flow is used to wire planning and buffer resource planning in order to compare with conventional contributions. Experimental results show the considerable improvements in terms of performance, timing yield and buffer usage.

REFERENCES

• 1: Hung-Ming Chen , Hai Zhou , F. Y. YOung , D. F. Wong , Hannah H. Yang , Naveed Sherwani, Integrated floorplanning and interconnect planning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.354-357, November 07-11, 1999, San Jose, California, United States
• 2: J. Cong and D. Pan. Wire width planning for interconnect performance optimization. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol.21, No.3, pp.319--329, March 2002.
• 3: Ruibing Lu , Cheng-Kok Koh, Interconnect Planning with Local Area Constrained Retiming, Proceedings of the conference on Design, Automation and Test in Europe, p.10442, March 03-07, 2003
• 4: Jason Cong , Tianming Kong , Zhigang (David) Pan, Buffer block planning for interconnect planning and prediction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.929-937, 12/1/2001 [doi>10.1109/92.974906]
• 5: Chiu Wing Sham , Evangeline F. Y. Young, Routability driven floorplanner with buffer block planning, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA [doi>10.1145/505388.505402]
• 6: C.J. Alpert, H. Jiang, S.S. Sapatnekar, and p.G. Villarrubia. A practical methodology for early buffer and wire resource allocation. Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.22, No.5, pp.573 -- 583, 2003.
• 7: Dwight Hill , Andrew B. Kahng, Guest Editors' Introduction: RTL to GDSII--From Foilware to Standard Practice, IEEE Design & Test, v.21 n.1, p.9-12, January 2004 [doi>10.1109/MDT.2004.1261845]
• 8: A. Madanipour. Social Exclusion in European Cities: Processes, Experiences and Responses (regional development and public policy series). Routledge Pub., London, 2003.
• 9: R. Hameed and O. Nadeem. Challenges of Implementing Urban Master Plans: The Lahore Experience. Proc. Of World Academy of Science Engineering and Technology, Vol. 17, pp. 335--342, 2006.
• 10: Jarrod A. Roy , David A. Papa , Saurabh N. Adya , Hayward H. Chan , Aaron N. Ng , James F. Lu , Igor L. Markov, Capo: robust and scalable open-source min-cut floorplacer, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA [doi>10.1145/1055137.1055184]
• 11: Ali Jahanian , Morteza Saheb Zamani, Improved timing closure by early buffer planning in floor-placement design flow, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy [doi>10.1145/1228784.1228916]
• 12: Ali Jahanian , Morteza Saheb Zamani, Performance and Timing Yield Enhancement using Highway-on-Chip Planning, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.165-172, September 03-05, 2008 [doi>10.1109/DSD.2008.116]
• 13: IWLS Benchmarks. Available on http://iwls.org/iwls2005/benchmarks.html, 2005.
• 14: Magma design automation, a complete design solution for structured ASICs. Available on http://www.magma-da.com, 2005.
• 15: Yohei Matsumoto , Masakazu Hioki , Takashi Kawanami , Toshiyuki Tsutsumi , Tadashi Nakagawa , Toshihiro Sekigawa , Hanpei Koike, Performance and yield enhancement of FPGAs with within-die variation using multiple configurations, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA [doi>10.1145/1216919.1216948]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

General Terms:
Algorithms, Design

Keywords:
chip planning, highway on chip, interconnect planning