On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

ABSTRACT

Research works have focused on high-performance on-chip interconnections with low cost and energy consumption for the next generation of many-core processors. In the same way, parallel applications will explore thread level parallelism and message-passing communication through a Network-on-Chip (NoC) to perform a high data throughput. Due to the dynamic changing of communication patterns, the goal of this paper is to present the design of Reconfigurable Crossbar Switch for NoC Routers (RCS-NR) capable of adapting topologies on demand. RCS-NR has an optimized architecture, similar area and lower energy consumption (up to 87.41%) relative to a traditional crossbar switch. Furthermore, RCS-NR-based NoC router has a similar area, higher throughput, and it is up to 98.76% more efficient in energy consumption than a conventional NoC.

REFERENCES

• 1: Theo Ungerer , Borut Robič , Jurij Šilc, A survey of processors with explicit multithreading, ACM Computing Surveys (CSUR), v.35 n.1, p.29-63, March 2003 [doi>10.1145/641865.641867]
• 2: Keyes, R. W., "Fundamental Limits of Silicon Technology," Proceedings of the IEEE, Vol. 89, No. 3, pp.227--239, 2001.
• 3: Keyes, R. W, "Moore's Law Today", IEEE Circuits and Systems Magazine, Vol. 8, Issue 2, pp.53--54, 2008.
• 4: Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006 [doi>http://doi.acm.org/10.1145/1132952.1132953]
• 5: Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
• 6: Ralph Duncan, A Survey of Parallel Computer Architectures, Computer, v.23 n.2, p.5-16, February 1990 [doi>10.1109/2.44904]
• 7: Umit Y. Ogras , Radu Marculescu , Hyung Gyu Lee , Puru Choudhary , Diana Marculescu , Michael Kaufman , Peter Nelson, Challenges and Promising Results in NoC Prototyping Using FPGAs, IEEE Micro, v.27 n.5, p.86-95, September 2007 [doi>10.1109/MM.2007.80]
• 8: Holger Eggers , Patrick Lysaght , Hugh Dick , Gordon McGregor, Fast Reconfigurable Crossbar Switching in FPGAs, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.297-306, September 23-25, 1996
• 9: Steve Young , Peter Alfke , Colm Fewer , Scott McMillan , Brandon Blodget , Delon Levi, A High I/O Reconfigurable Crossbar Switch, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.3, April 09-11, 2003
• 10: Kim, D., et al., "A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on-Chip", IEEE ISCAS, pp. 2369--2372, 2005.
• 11: Hur, J. Y., et al., "Systematic Customization of On-Chip Crossbar Interconnects", International Workshop on Applied Reconfigurable Computing, pp. 61--72, 2007.
• 12: Martha Mercaldi Kim , John D. Davis , Mark Oskin , Todd Austin, Polymorphic On-Chip Networks, Proceedings of the 35th International Symposium on Computer Architecture, p.101-112, June 21-25, 2008
• 13: Freitas, H. C., Santos, T. G. S. and Navaux, P. O. A., "Design of Programmable NoC Router Architecture on FPGA for Multi-Cluster NoCs", IET Electronics Letters, Vol. 44, No. 16, pp. 969--971, 31st July 2008.
• 14: Freitas, H. C. and et al., "Reconfigurable Crossbar Switch Architecture for Network Processors", IEEE International Symposium on Circuits and Systems, pp.4042--4045, 2006.
• 15: Rhoads, S., "Plasma Processor", http://www. opencores.org/, 11/21/2007.
• 16: Cesar Albenes Zeferino , Altamiro Amadeu Susin, SoCIN: A Parametric and Scalable Network-on-Chip, Proceedings of the 16th symposium on Integrated circuits and systems design, p.169, September 08-11, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Design, Experimentation

Keywords:
adaptable topologies, crossbar switch, networks-on-chip, programmable NoC routers, reconfigurable computing