Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip

ABSTRACT

In the context of nanoscale networks-on-chip (NoCs), each link implementation solution is not just a specific synthesis optimization technique with local performance and power implications, but gives rise to a well-differentiated point in the architecture design space. This in an effect of the tight interaction existing between architecture and physical design layers in nanoscale technologies.

This work assesses several NoC link inference techniques (buffering options, link pipelining) by means of commercial backend synthesis tools, taking the system-level perspective. In fact, performance speed-ups and power overhead are not evaluated for the links in isolation but for the network topology as a whole, thus showing their sensitivity to the link inference strategy. k-ary n-mesh topologies are considered for the sake of analysis, in that they provide a range of topologies with increasing total wirelength.

REFERENCES

• 1: Umit Y. Ogras , Radu Marculescu , Hyung Gyu Lee , Puru Choudhary , Diana Marculescu , Michael Kaufman , Peter Nelson, Challenges and Promising Results in NoC Prototyping Using FPGAs, IEEE Micro, v.27 n.5, p.86-95, September 2007 [doi>10.1109/MM.2007.80]
• 2: Antonio Pullini , Federico Angiolini , Srinivasan Murali , David Atienza , Giovanni De Micheli , Luca Benini, Bringing NoCs to 65 nm, IEEE Micro, v.27 n.5, p.75-85, September 2007 [doi>10.1109/MM.2007.79]
• 3: L. Zhong, N.K. Jha, "Interconnect-aware low-power high-level synthesis". IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 24(3):336--351, 2005.
• 4: Francisco Gilabert , Simone Medardoni , Davide Bertozzi , Luca Benini , María Engracia Gomez , Pedro Lopez , José Duato, Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.107-116, April 07-10, 2008
• 5: D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M. E. Gomez, P. Lopez, D. Bertozzi, G. N. Gaydadjiev; "Assessing Fat-Tree topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints", Proc. of Design, Automation and Test in Europe (DATE), to appear, 2009.
• 6: R. Ho, K.W. Mai, M.A Horowitz, "Managing wire scaling: a circuit perspective". Proc. of the IEEE 2003 International Interconnect Technology Conference, pp.177---179, 2003.
• 7: S. Medardoni, D. Bertozzi, L. Benini, E. Macii, "Control and datapath decoupling in the design of a NoC switch: area, power and performance implications". Proc. of International Symposium on System-on-Chip, pp.1--4, 2007.
• 8: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron II: a global wiring paradigm, Proceedings of the 1999 international symposium on Physical design, p.193-200, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300073]
• 9: Ilhan Hatirnaz , Stephane Badel , Nuria Pazos , Yusuf Leblebici , Srinivasan Murali , David Atienza , Giovanni De-Micheli, Early wire characterization for predictable network-on-chip global interconnects, Proceedings of the 2007 international workshop on System level interconnect prediction, March 17-18, 2007, Austin, Texas, USA [doi>10.1145/1231956.1231969]
• 10: Shankar Mahadevan , Federico Angiolini , Michael Storgaard , Rasmus Grondahl Olsen , Jens Sparso , Jan Madsen, A Network Traffic Generator Model for Fast Network-on-Chip Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.780-785, March 07-11, 2005 [doi>10.1109/DATE.2005.22]
• 11: Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005 [doi>10.1109/DATE.2005.1]
• 12: F. Gilabert, D. Ludovici, S. Medardoni, D. Bertozzi, L. Benini, G. N. Gaydadjiev, "Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints". Proc. of IEEE MuCoCos, in press, Fukuoka, Japan, 2009.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.m MISCELLANEOUS

General Terms:
Design, Performance

Keywords:
link design techniques, network-on-chip