Energy efficient architecture of sensor network node based on compression accelerator

ABSTRACT

In this paper, we propose an energy efficient architecture of wireless sensor network node. It consists of a general-purpose processor and several compression accelerators. To verify the low energy consumption of this architecture, we implement a baseband chip of sensor node by 1-poly 6-metal 0.18um CMOS technology, in which a hardware accelerator is realized based on a distributed wavelet compression algorithm. Our measurements show that the compression accelerator based architecture reduces over 98% energy consumption compared with the traditional solution.

REFERENCES

• 1: Kenneth Barr , Krste Asanović, Energy aware lossless data compression, Proceedings of the 1st international conference on Mobile systems, applications and services, p.231-244, May 05-08, 2003, San Francisco, California [doi>10.1145/1066116.1066123]
• 2: Jason Hill , Robert Szewczyk , Alec Woo , Seth Hollar , David Culler , Kristofer Pister, System architecture directions for networked sensors, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.93-104, November 2000, Cambridge, Massachusetts, United States
• 3: L. Benini , D. Bruni , A. Macii , E. Macii, Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors, Proceedings of the conference on Design, automation and test in Europe, p.449, March 04-08, 2002
• 4: Hyejung Kim, Sungdae Choi and Hoi-Jun Yoo. A low power compression processor for body sensor network. BSN, pp. 65--69, 2007.
• 5: ARM Limited. AMBA AXI Protocol v1.0 Specification. 2003, 2004.
• 6: Altera Corporation. Avalon Interface Specification. 2005.
• 7: Wade D. Peterson. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. OpenCores.org, 2002.
• 8: Carlos Fernández , Rajkumar K. Raval , Chris J. Bleakley, GALS SoC interconnect bus for wireless sensor network processor platforms, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy [doi>10.1145/1228784.1228819]
• 9: Tom Schoellhammer , Eric Osterweil , Ben Greenstein , Mike Wimbrow , Deborah Estrin, Lightweight Temporal Compression of Microclimate Datasets, Proceedings of the 29th Annual IEEE International Conference on Local Computer Networks, p.516-524, November 16-18, 2004 [doi>10.1109/LCN.2004.72]
• 10: Y.C. Wang, Y.Y Hsieh and Y.C Tseng. Compression and storage schemes in a sensor network with spatial and temporal coding techniques. VTC, pp.148--152, 2008.
• 11: T. Banerjee, K. Choudhury, and D. P. Agrawal. Tree based data aggregation in sensor networks using polynomial regression. IEEE FUSION, July 2005.
• 12: H. Luo, Y. Tong and G. Pottle. A two-stage DPCM scheme for wireless sensor networks. ICASSP, pp. 661--664, 2005.
• 13: A. Ciancio and A. Ortega. A distributed wavelet compression algorithm for wireless multihop sensor networks using lifting. ICASSP, pp. 825--828, 2005.
• 14: http://www.pmel.noaa.gov/tao

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Algorithms implemented in hardware

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design, Performance

Keywords:
chip design, compression accelerator, energy efficient, wireless sensor network