Multi-level fault modeling for transaction-level specifications

ABSTRACT

Fault modeling is a fundamental element for several activities, ranging from off- and on-line testing, to fault tolerance and dependability-aware design. These activities are carried out during various design phases, dealing with specifications at different abstraction levels. Therefore, modeling faults across abstraction levels is of paramount importance to introduce dependability-related issues from the early phases of design. This paper analyzes how faults can be modeled at the different levels of abstraction with respect to Transaction Level Models, and how these models are related across levels. The work focuses on soft errors and aims at providing support to dependability analysis. A case study of a Transaction Level specification of a Network-on-Chip switch is used to evaluate the methodology and its applicability.

REFERENCES

• 1: M. Aguirre and alii. FT-UNSHADES: A new System for SEU-Injection, analysis and diagnostics over post synthesis netlist. In Proc. Conf. Nasa Military and Aerospace Programmable Logic Devices, 2005.
• 2: Cristiana Bolchini , Antonio Miele , Donatella Sciuto, Fault Models and Injection Strategies in SystemC Specifications, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.88-95, September 03-05, 2008 [doi>10.1109/DSD.2008.35]
• 3: N. Bombieri, F. Fummi, and G. Pravadelli. A methodology for abstracting RTL designs into TL descriptions. In Proc. Conf. Formal Methods and Models for Co-Design, pages 103--112, 2006.
• 4: Nicola Bombieri , Franco Fummi , Graziano Pravadelli, A mutation model for the SystemC TLM 2.0 communication interfaces, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403472]
• 5: Nicola Bombieri , Franco Fummi , Graziano Pravadelli , Joao Marques-Silva, Towards Equivalence Checking Between TLM and RTL Models, Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign, p.113-122, May 30-June 02, 2007 [doi>10.1109/MEMCOD.2007.371236]
• 6: J. Boué, P. Péetillon, and Y. Crouzet. MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance. In Proc.
• 7: Intl. Symposium on Fault-Tolerant Computing, page 168, 1998.
• 8: Francesco Bruschi , Fabrizio Ferrandi , Donatella Sciuto, A framework for the functional verification of systemC models, International Journal of Parallel Programming, v.33 n.6, p.667-695, December 2005 [doi>10.1007/s10766-005-8908-x]
• 9: Alessandro Fin , Franco Fummi , Graziano Pravadelli, SystemC as a complete design and validation environment, SystemC: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
• 10: Philippe Georgelin , Venkat Krishnaswamy, Towards a C++-based design methodology facilitating sequential equivalence checking, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146938]
• 11: J. A. Maestro. SST 2.0: User Manual. Universidad Antonio de Nebrija, 2006.
• 12: Noxim. http://noxim.sourceforge.net/.
• 13: Open SystemC Initiative. OSCI TLM2 USER MANUAL, www.systemc.org, 2007.
• 14: Serdar Tasiran , Kurt Keutzer, Coverage Metrics for Functional Validation of Hardware Designs, IEEE Design & Test, v.18 n.4, p.36-45, July 2001 [doi>10.1109/54.936247]
• 15: J. F. Ziegler, Terrestrial cosmic rays, IBM Journal of Research and Development, v.40 n.1, p.19-39, Jan. 1996

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Fault tolerance

General Terms:
Reliability

Keywords:
fault modeling, soft error, system-level design, tlm