ACM Home Page
Please provide us with feedback. Feedback
Reducing temperature variability by routing heat pipes
Full text PdfPdf (2.76 MB)
Source
Great Lakes Symposium on VLSI archive
Proceedings of the 19th ACM Great Lakes symposium on VLSI table of contents
Boston Area, MA, USA
SESSION: Low power table of contents
Pages 63-68  
Year of Publication: 2009
ISBN:978-1-60558-522-2
Authors
Kunal P. Ganeshpure  University of Massachusetts Amherst, Amherst, USA
Ilia Polian  Albert-Ludwigs-University of Freiburg, Freiburg, Germany
Sandip Kundu  University of Massachusetts Amherst, Amherst, MA, USA
Bernd Becker  Albert-Ludwigs-University of Freiburg, Freiburg, Germany
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 10,   Downloads (12 Months): 35,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1531542.1531560
What is a DOI?

ABSTRACT

A significant increase in power density in modern nano-electronic VLSI circuits has lead to increased localized heating and generation of hot spots. These temperature effects can lead to reliability and performance problems. This paper presents a novel design time temperature aware methodology which consists of using additional routing known as Heat Pipes, to transfer heat from hot to cold regions. In order to evaluate the effect of Heat Pipes, a thermal model to simulate effect of metal interconnect on heat distribution is also developed. Results show a 5% to 7% decrease in temperature variation through-out and 2 to 3 degree reduction in hotspot temperature as a result of Heat Pipes.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
The International Technology Roadmap for Semiconductors (ITRS) 2003.
 
4
Wei Huang; Ghosh, S.; Velusamy, S.; Sankaranarayanan, K.; Skadron, K.; Stan, M.R., "HotSpot: a compact thermal modeling methodology for early-stage VLSI design," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.14, no.5, pp. 501--513, May 2006.
 
5
Ting-Yuan Wang and Charlie Chung-Ping Chen, "3-D Thermal-ADI: a linear-time chip level transient thermal simulator," IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems (TCAD), Vol. 21, No. 12 , pp. 1434--1445, Dec. 2002
6
 
7
Ortego, P. Sack. SESC: SuperESCalar Simulator, Tech. Report, Dec. 2004, http://sesc.sourceforge.net/sescdoc.pdf
 
8
Ngspice: http://ngspice.sourceforge.net/index.html

Collaborative Colleagues:
Kunal P. Ganeshpure: colleagues
Ilia Polian: colleagues
Sandip Kundu: colleagues
Bernd Becker: colleagues