An interconnect-aware delay model for dynamic voltage scaling in NM technologies

ABSTRACT

Employing microsystems with Dynamic Voltage Scaling (DVS) is an effective design solution to alleviate their energy consumption. The importance of such design technique keeps growing as both high-performance and low-energy consumption are simultaneously desirable. Existing Power Management Units (PMUs) that support DVS, mainly rely on the delay models valid for CMOS logic. In this work, we show that this may result into improper design and utilization of microsystems subject to DVS; as interconnect delay has become the dominant fraction of the total delay. In accordance with this design concern, we propose a modified delay model which encompasses the effect of interconnect parasitic components, and is suitable for accurate modeling, design and execution of DVS performed by PMUs in nanometer (nm) technologies. HSPICE simulations confirm that the proposed delay model is much more accurate when predicting the performance of a 4-section global H-Tree clock distribution network subject to voltage scaling. The error on predicted performance from true delays is reduced by up to a factor of 4.

REFERENCES

• 1: M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design" Proceedings IEEE Symposium on Low Power Electronics, pp. 8--11, San Diego CA, October 1994.
• 2: Sheets, M., Burghardt, F., Karalar, T., Ammer, J., Chee, Y., Rabaey, J, "A Power-Managed Protocol Processor for Wireless Sensor Networks", Symposium on VLSI Circuits, June 15-17, 2006.
• 3: D. Takashima, et al., "Standby/Active Model Logic for Sub-1V Operating ULSI Memory" , IEEE Journal of Solid State Circuits, Vol 29, pp 441--447, 1994.
• 4: Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, The limit of dynamic voltage scaling and insomniac dynamic voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1239-1252, November 2005 [doi>10.1109/TVLSI.2005.859588]
• 5: V. Kursun and E. G. Friedman. Multi-Voltage CMOS Circuit Design, West Sussex, England, John Wiley & Sons Press, 2006.
• 6: Amit Sinha , Anantha Chandrakasan, Dynamic Power Management in Wireless Sensor Networks, IEEE Design & Test, v.18 n.2, p.62-74, March 2001 [doi>10.1109/54.914626]
• 7: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 8: Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.649-659, Dec. 2000 [doi>10.1109/92.902259]
• 9: Restle, P.J., McNamara, T.G., Webber, D.A., Camporese, P.J., Eng, K.F., Jenkins, K.A., Allen, D.H., Rohn, M.J., Quaranta, M.P., Boerstler, D.W., Alpert, C.J., Carter, C.A., Bailey, R.N., Petrovick, J.G., Krauter, B.L., and McCredie, B.D., "A clock distribution network for microprocessors", IEEE J. Solid--State Circuits, vol. 36, no.5, pp. 792--799, May 2001.
• 10: T. Sakurai, Approximation of Wiring Delay in MOS-FET LSI, IEEE Journal of Solid-State Circuits, vol. 4, 1983.
• 11: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 12: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]
• 13: Predictive Technology Model: www.eas.asu.edu/~ptm/.
• 14: International Technology Roadmap for Semiconductors: www.itrs.net.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

Additional Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Design, Performance

Keywords:
delay model, dynamic voltage scaling (dvs), interconnects