VIFI-CMP: variability-tolerant chip-multiprocessors for throughput and power

ABSTRACT

This paper proposes a new architecture of variability-tolerant chip-multiprocessor. To mitigate the impact of process variability on throughput and power, voltage and frequency islands are introduced into chip-multiprocessors. Thus, voltage island frequency island chip-multiprocessors enable per-core scaling on the supply voltage and operating frequency. It can naturally collaborate with dynamic voltage frequency scaling. The process variations are characterized through an analytical model, and are quantified through Monte Carlo analysis. Compared with the design without process variations, when 70 threads are run on a chip of 70 small cores, our results show throughput degradation is 0.06%, while power reduction is 36.27%.

REFERENCES

• 1: Tai-Chen Chen , Guang-Wan Liao , Yao-Wen Chang, Predictive formulae for OPC with applications to lithography-friendly routing, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391599]
• 2: Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA [doi>10.1145/1283780.1283792]
• 3: Sebastian Herbert , Diana Marculescu, Characterizing chip-multiprocessor variability-tolerance, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391550]
• 4: Sakurai, T. and Newton, A. R. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits 25, 2. (Apr. 1990), 584--594.
• 5: The international technology roadmap for semiconductors (ITRS), 2007. Available: http://www.itrs.net/.
• 6: Sarangi, S. R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., and Torrellas, J. 2008. VARIUS: a model of process variation and resulting timing errors for microarchitects . IEEE Trans on Semiconductor Manufacturing 21, 1. (Feb. 2008), 3--13.
• 7: Box, G. E. P. and Muller, M. E. 1958. A note on the generation of random normal deviates. Ann. Mathematical Statistics 29, 2. (1958), 610--611.
• 8: Brent, R. P. 1973. Algorithms for Minimization without Derivatives, Prentice-Hall, Englewood Cliffs.
• 9: John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Design studies

General Terms:
Performance, Reliability

Keywords:
chip-multiprocessor, monte carlo analysis, process variation