Simultaneous shield and repeater insertion

ABSTRACT

Resource based optimization for high performance integrated circuits is presented. The methodology is applied to simultaneous shield and repeater insertion, resulting in minimum coupling noise under power, delay, and area constraints. Design expressions exhibiting parabolic noise behavior are compared with SPICE simulations. Due to the parabolic coupled noise behavior, the minimum noise is established. Good agreement between the analytic results and SPICE simulations is shown.

REFERENCES

• 1: J. S. Choi and K. Lee, "Design of CMOS Tapered Buffer for Minimum Power-Delay Product," IEEE Journal of Solid-State Circuits, Vol. 29, pp. 1142--1145, September 1994.
• 2: V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS Voltage Interface Circuits for Low Power Systems," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 3.667--3.670, May 2002.
• 3: Brian S. Cherkauer , Eby G. Friedman, A unified design methodology for CMOS tapered buffers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.99-111, March 1995 [doi>10.1109/92.365457]
• 4: H. B. Bakoglu and J. D. Meindl, "Optimal Interconnection Circuits for VLSI," IEEE Transactions on Electron Devices, Vol. 32, No. 5, pp. 903--909, May 1985.
• 5: J. Zhang and E. G. Friedman, "Crosstalk Modeling for Coupled RLC Interconnects with Application to Shield Insertion," IEEE Transactions on Very Large Scale Integration Systems, Vol. 14, No. 6, pp. 641--646, June 2006.
• 6: A. Carusone, K. Farzan, and D. A. Johns, "Differential Signaling with a Reduced Number of Signal Paths," IEEE Transactions on Circuits and Systems II: Analog and Digital Processing, Vol. 48, pp. 294--300, March 2001.
• 7: Radu M. Secareanu , Eby G. Friedman, Transparent repeaters, Proceedings of the 10th Great Lakes symposium on VLSI, p.63-66, March 02-04, 2000, Chicago, Illinois, United States [doi>10.1145/330855.332576]
• 8: Kei Hirose , Hiroto Yasuura, A bus delay reduction technique considering crosstalk, Proceedings of the conference on Design, automation and test in Europe, p.441-445, March 27-30, 2000, Paris, France [doi>10.1145/343647.343815]
• 9: B. Soudan, "Reducing Mutual Inductance of Wide Signal Buses Trough Swizzling," Proceedings of the IEEE Conference on Electronics, Circuits, and Systems, Vol. 2, pp. 870--873, December 2003.
• 10: Magdy A. El-Moursy , Eby G. Friedman, Wire shaping of RLC interconnects, Integration, the VLSI Journal, v.40 n.4, p.461-472, July, 2007 [doi>10.1016/j.vlsi.2006.06.002]
• 11: Guoqing Chen , Eby G. Friedman, Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.2, p.161-172, February 2006 [doi>10.1109/TVLSI.2005.863750]
• 12: Tianpei Zhang , Sachin S. Sapatnekar, Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.624-636, June 2007 [doi>10.1109/TVLSI.2007.898641]
• 13: Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
• 14: J. Zhang and E. G. Friedman, "Effects of Shield Insertion on Reducing Crosstalk Noise Between Coupled Interconnects," Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 2, pp. 529--532, May 2004.
• 15: V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and Systems II: Analog and Digital Processing, Vol. 45, pp. 607--616, May 1998.
• 16: "Complete Coupled Noise Model Equation," available online at http://www.ece.rochester.edu/users/jakushok/noiseEq.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Design

Keywords:
area, delay, interconnects, noise, power