Contact merging algorithm for efficient substrate noise analysis in large scale circuits

ABSTRACT

A methodology is proposed to efficiently estimate the substrate noise generated by large scale aggressor circuits. Small spatial voltage differences within the ground distribution network of an aggressor circuit are exploited to reduce the overall number of input ports before the substrate extraction process. Specifically, the substrate of an aggressor circuit is partitioned into voltage domains where each domain is represented by a single substrate contact. The remaining ports of the substrate within that domain are ignored to reduce the computational complexity. A linear time algorithm is developed to identify these voltage domains and generate an equivalent contact. A reduction of more than four orders of magnitude in the number of extracted substrate resistances is demonstrated while introducing 20% error in the peak-to-peak value of the substrate noise voltage.

REFERENCES

• 1: K. Fukahori and P.R. Gray, "Computer Simulation of Integrated Circuits in the Presence of Electrothermal Interaction," IEEE Journal of Solid-State Circuits, Vol. 11, No. 6, pp. 834--846, December 1976.
• 2: B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, R.Carley, and D.J. Allstot, "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis," IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, pp.226--238, March 1994.
• 3: T. Smedes , N. P. van der Meijs , A. J. van Genderen, Boundary element methods for 3D capacitance and substrate resistance calculations in inhomogeneous media in a VLSI layout verification package, Advances in Engineering Software, v.20 n.1, p.19-27, 1994 [doi>10.1016/0965-9978(94)90027-2]
• 4: R.Gharpurey and R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," Journal of Solid-State Circuits, Vol. 31, No. 3, pp. 344--352, March 1996.
• 5: J.P. Costa, M.Chou, and L.M. Silveria, "Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC's," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 5, pp. 597--607, May 1999.
• 6: N.K. Verghese, D.J. Allstot, and M.A. Wolfe, "Verification Techniques for Substrate Coupling and their Application to Mixed-Signal IC Design," IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, pp.354--365, March 1996.
• 7: N.K. Verghese, D.J. Allstot, and S.Masui, "Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 18.3.1--18.3.4, May 1993.
• 8: E.Charbon, R.Gharpurey, R.G. Meyer, and A.S. Vincentelli, "Substrate Optimization Based on Semi-Analytical Techniques," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 2, pp. 172--190, February 1999.
• 9: A.M. Niknejad, R.Gharpurey, and R.G. Meyer, "Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 4, pp. 305--315, April 1998.
• 10: E. Schrik , N. P. van der Meijs, Combined BEM/FEM substrate resistance modeling, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514111]
• 11: D.Ozis, T.Fiez, and K.Mayaram, "A Comprehensive Geometry-dependent Macromodel for Substrate Noise Coupling in Heavily Doped CMOS Processes," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 497--500, September 2002.
• 12: H.Lan et al., "Synthesized Compact Models and Experimental Verifications for Substrate Noise Coupling in Mixed-Signal ICs," IEEE Journal of Solid-State Circuits, Vol. 41, No. 8, pp. 1817--1829, August 2006.
• 13: M. Badaroglu et al., "Evolution of Substrate Noise Generation Mechanisms With CMOS Technology Scaling," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 53, No. 2, pp. 296--305, February 2006.
• 14: "Q3D ExtractorTM tool," {Online}. Available: http://www.ansoft.com.
• 15: "Assura RCXTM, SubstrateStormTM, SpectreTM tools," {Online}. Available: http://www.cadence.com.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Algorithms, Design, Verification

Keywords:
mixed-signal circuits, noise analysis, noise coupling, signal integrity, substrate modeling, substrate noise