ACM Home Page
Please provide us with feedback. Feedback
Theories and algorithms on single-detour routing for untangling twisted bus
Full text PdfPdf (393 KB)
Source
ACM Transactions on Design Automation of Electronic Systems (TODAES) archive
Volume 14 ,  Issue 3  (May 2009) table of contents
Article No. 46  
Year of Publication: 2009
ISSN:1084-4309
Authors
Tan Yan  University of Illinois at Urbana-Champaign, Urbana, IL
Martin D. F. Wong  University of Illinois at Urbana-Champaign, Urbana, IL
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 11,   Downloads (12 Months): 53,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1529255.1529268
What is a DOI?

ABSTRACT

Previous works on PCB bus routing assume matched pin ordering on both sides. But in practice, the pin ordering might be mismatched and the nets become twisted. In this article, we propose a preprocessing step to untangle such twisted nets. We also introduce a practical routing style, which we call single-detour routing, to simplify the untangling problem. We then present a necessary and sufficient condition for the existence of single-detour routing solutions. Furthermore, we present a dynamic-programming-based algorithm to solve the single-detour untangling problem with consideration of wire capacity between adjacent pins. Our algorithm produces an optimal single-detour routing solution that rematches the pin ordering. By integrating our algorithm into the bus router in a previous length-matching router, we show that many routing problems that cannot be solved previously can now be solved with insignificant increase in runtime.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
Ozdal, M. M. and Wong, M. D. F. 2006a. Algorithmic study of single-layer bus routing for high-speed boards. IEEE Trans. Comput.-Aided Des. 25, 3, 490--503.
 
5
Ozdal, M. M. and Wong, M. D. F. 2006b. Algorithms for simultaneous escape routing and layer assignment of dense PCBs. IEEE Trans. Comput.-Aided Des. 25, 8, 1510--1522.
 
6
Ozdal, M. M. and Wong, M. D. F. 2006c. A length-matching routing algorithm for high-performance printed circuit boards. IEEE Trans. Comput.-Aided Des. 25, 12, 2784--2794.
 
7
Ritchey, L. W. 2000. Busses: What are they and how do they work? Printed Circ. Des. Mag.
 
8
Ritchey, L. W. and Zasio, J. 2003. Right the First Time, A Practical Handbook on High Speed PCB and System Design. Speeding Edge.
 
9
 
10
Tummala, R. R., Rymaszewski, E. J., and Klopfenstein, A. G. 1997. Microelectronics Packaging Handbook, Part II: Semiconductor Packaging. Kluwer Academic.
 
11
Wiens, D. 2000. Printed circuit board routing at the threshold. White paper. Mentor Graphics.
 
12

Collaborative Colleagues:
Tan Yan: colleagues
Martin D. F. Wong: colleagues