Generating realistic stimuli for accurate power grid analysis

ABSTRACT

Power analysis tools are an integral component of any current power sign-off methodology. The performance of a design's power grid affects the timing and functionality of a circuit, directly impacting the overall performance. Ensuring power grid robustness implies taking into account, among others, static and dynamic effects of voltage drop, ground bounce, and electromigration. This type of verification is usually done by simulation, targeting a worst-case scenario where devices, switching almost simultaneously, could impose stern current demands on the power grid. While determination of the exact worst-case switching conditions from the grid perspective is usually not practical, the choice of simulation stimuli has a critical effect on the results of the analysis. Targetting safe but unrealistic settings could lead to pessimistic results and costly overdesigns in terms of die area. In this article we describe a software tool that generates a reasonable, realistic, set of stimuli for simulation. The approach proposed accounts for timing and spatial restrictions that arise from the circuit's netlist and placement and generates an approximation to the worst-case condition. The resulting stimuli indicate that only a fraction of the gates change in any given timing window, leading to a more robust verification methodology, especially in the dynamic case. Generating such stimuli is akin to performing a standard static timing analysis, so the tool fits well within conventional design frameworks. Furthermore, the tool can be used for hotspot detection in early design stages.

REFERENCES

• 1: Cadence. 2001. Power grid verification. Whitepaper, Cadence Design Systems, Inc.
• 2: Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Dynamic Noise Analysis with Capacitive and Inductive Coupling, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.65, January 07-11, 2002
• 3: Imad A. Ferzli , Farid N. Najm, Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.770, November 09-13, 2003
• 4: Imad A. Ferzli , Farid N. Najm, Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776047]
• 5: Imad A. Ferzli , Farid N. Najm , Lars Kruse, Early power grid verification under circuit current uncertainties, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA [doi>10.1145/1283780.1283805]
• 6: Praveen Ghanta , Sarma Vrudhula, Analysis of Power Supply Noise in the Presence of Process Variations, IEEE Design & Test, v.24 n.3, p.256-266, May 2007 [doi>10.1109/MDT.2007.61]
• 7: Praveen Ghanta , Sarma Vrudhula , Rajendran Panda , Janet Wang, Stochastic Power Grid Analysis Considering Process Variations, Proceedings of the conference on Design, Automation and Test in Europe, p.964-969, March 07-11, 2005 [doi>10.1109/DATE.2005.282]
• 8: Dionysios Kouroussis , Farid N. Najm, A static pattern-independent technique for power grid voltage integrity verification, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775861]
• 9: D. Kouroussis , I. A. Ferzli , F. N. Najm, Incremental partitioning-based vectorless power grid verification, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.358-364, November 06-10, 2005, San Jose, CA
• 10: Thomas H. Krodel, PowerPlay-Fast Dynamic Power Estimation Based on Logic Simulation, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.96-100, October 14-16, 1991
• 11: Shen Lin , Norman Chang, Challenges in power-ground integrity, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 12: Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379043]
• 13: Hratch Mangassarian , Andreas Veneris , Sean Safarpour , Farid N. Najm , Magdy S. Abadir, Maximum circuit activity estimation using pseudo-boolean satisfiability, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 14: Morgado, P. M., Flores, P. F., Monteiro, J. C., and Silveira, L. M. 2008. Generating worst case stimuli for accurate power grid analysis. In Proceedings of the PATMOS Workshop (to be published by Springer in Lecture Notes for Computer Science). Springer-Verlag.
• 15: Farid N. Najm, On the need for statistical timing analysis, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065781]
• 16: Sani R. Nassif , Joseph N. Kozhaya, Fast power grid simulation, Proceedings of the 37th Annual Design Automation Conference, p.156-161, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337359]
• 17: Sato, T., Sylvester, D., Cao, Y., and Hu, C. 2000. Accurate in-situ measurement of peak noise and signal delay induced by interconnect coupling. In Proceedings of the International Solid-State Circuits Conference Technical Papers (ISSCC). IEEE, 226--227.
• 18: Su, H., Sapatnekar, S. S., and Nassif, S. R. 2003. Optimal decoupling capacitor sizing and placement for standard-cell layout designs. IEEE Trans. Comput.-Aided Des. Integrated Circ. 22, 4, 428--436.
• 19: C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996663]
• 20: Zhong Xiu , David A. Papa , Philip Chong , Christoph Albrecht , Andreas Kuehlmann , Rob A. Rutenbar , Igor L. Markov, Early research experience with OpenAccess gear: an open source development environment for physical design, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA [doi>10.1145/1055137.1055156]
• 21: Yu Zhong , M. D. F. Wong, Fast algorithms for IR drop analysis in large power grid, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.351-357, November 06-10, 2005, San Jose, CA

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.4 Model Validation and Analysis

General Terms:
Algorithms, Verification

Keywords:
Power grid, ground bounce, simulation, stimuli generation, verification, voltage drop