ACM Home Page
Please provide us with feedback. Feedback
Methods for power optimization in SOC-based data flow systems
Full text PdfPdf (1.33 MB)
Source
ACM Transactions on Design Automation of Electronic Systems (TODAES) archive
Volume 14 ,  Issue 3  (May 2009) table of contents
Article No. 38  
Year of Publication: 2009
ISSN:1084-4309
Authors
Philippe Grosse  CEA-LETI, Grenoble, France
Yves Durand  CEA-LETI, Grenoble, France
Paul Feautrier  Université de Lyon, France
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 27,   Downloads (12 Months): 96,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1529255.1529260
What is a DOI?

ABSTRACT

Whereas the computing power of DSP or general-purpose processors was sufficient for 3G baseband telecommunication algorithms, stringent timing constraints of 4G wireless telecommunication systems require computing-intensive data-driven architectures. Managing the complexity of these systems within the energy constraints of a mobile terminal is becoming a major challenge for designers. System-level low-power policies have been widely explored for generic software-based systems, but data-flow architectures used for high data-rate telecommunication systems feature heterogeneous components that require specific configurations for power management. In this study, we propose an innovative power optimization scheme tailored to self-synchronized data-flow systems. Our technique, based on the synchronous data-flow modeling approach, takes advantage of the latest low-power techniques available for digital architectures. We illustrate our optimization method on a complete 4G telecommunication baseband modem and show the energy savings expected by this technique considering present and future silicon technologies.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Alimonda, A., Carta, S., Acquaviva, A., and Pisano, A. 2006. Non-linear feedback control for energy efficient on-chip streaming computation. In Proceedings of the International Symposium on Industrial Embedded Systems (IES '06). 1--8.
 
2
Beigné, E., Miermont, S., Valentian, A., Vivet, P., Barasinski, S., Blisson, F., Kohli, N., and Kumar, S. 2008. A fully integrated power supply unit for fine grain DVFS and leakage control validated on low-voltage srams. In ESSCIRC 2008.
 
3
Durand, Y., Bernard, C., and Lattard, D. 2005. FAUST: On-chip distributed architecture for a 4G baseband modem SoC. In Design & Reuse IP-SoC. IEEE Computer Society Press, Los Alamitos, CA.
 
4
Frank, M. and Wolfe, P. 1956. An algorithm for quadratic programming. Nav. Res. Log. Quart. 3, 95--110.
 
5
 
6
Grosse, P., Durand, Y., and Feautrier, P. 2006. Power modelling of a noc based design for high speed telecommunication systems. In Proceeding of the PATMOS 2006 Conference. Lecture Notes in Computer Science, Springer-Verlag, Berlin, Germany.
 
7
Kaiser, S., Durand, Y., Hérault, L., Hélard, J., Mottier, D., Gameiro, A., Rodriguez, J., Barquinero, C., Berens, F., Bauer, F., Rabineau, R., and Casajus, F. J. 2004. 4G MC-CDMA Multi Antenna system on chip for Radio Enhancements (4MORE). In Proceedings of 13th IST Mobile and Wireless Communications Summit.
 
8
Khouri, K. S., and Jha, N. K. 2002. Leakage power analysis and reduction during behavioral synthesis. In Transaction on VLSI Systems 2002.
 
9
Lattard, D., Beigne, E., Clermidy, F., Lemaire, R., Durand, Y., Vivet, P., and Berens, F. 2008. A reconfigurable baseband platform based on an asynchronous network-on-chip. In IEEE J. Solid-State Circ. 43, 1, 223--235.
 
10
Lee, E. and Messerschmidt, D. 1987. Synchronous data flow. Proc. IEEE 75.
 
11
 
12
Minoux, M. 1986. Mathematical Programming, Theory and Algorithms. Wiley, New York.
 
13
14
 
15
Phan Huy, D., Legouable, R., Kténas, D., Brunel, L., and Assaad, M. 2008. Downlink b3g mimo ofdma link and system level performance. In IEEE 67th Vehicular Technology Conference. IEEE Computer Society Press, Los Alamitos, CA.
 
16
Pillai, P. and Shin, K. 2001. Real time dynamic voltage scaling for low power embedded operating systems. ACM Trans. Des. Automat. Elect. Syst. 89--101.
17
 
18
Suhaib, S., Mathaikutty, D., and Shukla, S. 2007. Dataflow architectures for gals. In Formal Methods for Globally Asynchronous Locally Synchronous Design.
 
19
20

Collaborative Colleagues:
Philippe Grosse: colleagues
Yves Durand: colleagues
Paul Feautrier: colleagues