ACM Home Page
Please provide us with feedback. Feedback
An analysis and experimental approach to teaching data prefetching on CMP
Full text PdfPdf (145 KB)
Source ACM International Conference Proceeding Series; Vol. 368 archive
Proceedings of the 1st ACM Summit on Computing Education in China on First ACM Summit on Computing Education in China table of contents
Beijing, China
SESSION: Papers table of contents
Article No. 13  
Year of Publication: 2008
ISBN:978-1-60558-441-6
Authors
Zhimin Gu  Beijing Institute of Technology
Ninghan Zheng  Beijing Institute of Technology, Tsinghua University
Jie Tang Yan Huang  Beijing Institute of Technology
Sponsors
: Intellectual Ventures
Tsinghua University : Tsinghua University
: ACM
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 10,   Downloads (12 Months): 32,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1517632.1517646
What is a DOI?

ABSTRACT

At our university, since the Spring of 2005, we have been teaching a first course about data cache on CMP from computer architecture. We have accomplished several goals. The most important of which is the analysis and experimental approach for pull-based data prefetching and push-based data prefetching on CMP. The pedagogical style embodied in this course fosters a good understanding of the relationship between memory wall and data prefetching for the students early in their experience.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
Wenmin Zheng, et al. 1998. Computer Architecture, Second Edition, Tsinghua University Press.
 
3
Guoliang Chen, et al. 2002. Parallel Computer Architecture, Academic Education Press.
 
4
Zhimin Gu, Xianhe Sun. 2008.Parallel Computer Architecture and Scalable Computing, Tsinghua University Press. (in edit and publish)
 
5
Surendra Byna, Yong Chen, Xian-He Sun. 2007. A Taxonomy of Data Prefetching Mechanisms, Technical Report N<u>o</u>IIT/CS-SCS07--01, May.
6
 
7
Jason Mars, Daniel Williams, Dan Upton, Sudeep Ghosh, Kim Hazelwood. 2008. A Reactive Unobtrusive Prefetcher for Multicore and Manycore Architectures. SHCMP 2008
 
8
Intel® VTune#8482; Performance Analyzer for Linux. http://www.intel.com/support/performancetools/vtune/linux
 
9
Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide, Part 2.www.intel.com

Collaborative Colleagues:
Zhimin Gu: colleagues
Ninghan Zheng: colleagues
Jie Tang Yan Huang: colleagues