A design methodology and device/circuit/architecture compatible simulation framework for low-power magnetic quantum cellular automata systems

ABSTRACT

CMOS device scaling is facing a daunting challenge with increased parameter variations and exponentially higher leakage current every new technology generation. Thus, researchers have started looking at alternative technologies. Magnetic Quantum Cellular Automata (MQCA) is such an alternative with switching energy close to thermal limits and scalability down to 5nm. In this paper, we present a circuit/architecture design methodology using MQCA. Novel clocking techniques and strategies are developed to improve computation robustness of MQCA systems. We also developed an integrated device/circuit/system compatible simulation framework to evaluate the functionality and the architecture of an MQCA based system and conducted a feasibility/comparison study to determine the effectiveness of MQCAs in digital electronics. Simulation results of an 8-bit MQCA-based Discrete Cosine Transform (DCT) with novel clocking and architecture show up to 290X and 46X improvement (at iso-delay and optimistic assumption) over 45nm CMOS in energy consumption and area, respectively.

REFERENCES

• 1: A. Imre et al, "Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata", Science, Vol. 311 pp. 205--208, Jan. 13, 2006
• 2: A. Ronald, "Ferrite-Core Memories", October 1970, Ziff-Davis Publishing Co.
• 3: Cowburn, R., and Welland, M.: 'Room temperature magnetic quantum cellular automata', Science, 2000, 287, pp. 1466--1468
• 4: C. S. Lent, P. D. Tougaw, W. Porod, G. H. Bernstein, Nanotechnology 4, 49 (1993).
• 5: Csaba, G., Imre, A., Bernstein, G. H., Porod, W., and Metloshki, V, 'Nanocomputing by field-coupled nanomagnets', IEEE Trans. Nanotechnol., 2002, 1, pp. 209--213
• 6: G. Csaba, W. Porod, A. I. Csurgay, Int. J. Circ. Theory Appl. 31, 67 (2003).
• 7: ITRS, 2007:http://www.itrs.net
• 8: M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA [doi>10.1145/1283780.1283787]
• 9: PTM 45nm: Predictive technology model
• 10: H. T. Kung and C. E. Leiserson, "Systolic Arrays", In I. S. Duff and G. W. Stewart (Eds.) Sparse Matrix Proceeding, SIAM, 1978, pp. 256--282
• 11: M. Alam et al, "On-chip clocking scheme for nanomagnet QCA", IEEE Device Research Conference, pp. 133--134, Jun. 2007
• 12: Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391540]
• 13: B. Behin-Aein, S. Salahuddin, S. Datta, http://arxiv.org/PS_cache/arixv/pdf/0804/0804.1389v1.pdf
• 14: L. W. Chang and M. C. Wu, "A Unified Systolic Array for Discrete Cosine and Sine Transforms", IEEE Trans. Signal Processing, vol. 39, no. 1, pp 192--194, Jan. 1991
• 15: A. Ozasa et al, "Electromagnetic Induction Phenomena of Nano-coil Fabricated by FIB-CVD", Microprocessors and Nano-technology Conference, 2005 International, pp. 222--223, Oct. 2008
• 16: Hendrawan Soeleman , Kaushik Roy , Bipul C. Paul, Robust subthreshold logic for ultra-low power operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.90-100, Feb. 2001 [doi>10.1109/92.920822]
• 17: L. Landau and E. Lifshitz, "On the Theory of the dispersion of magnetic permeability in ferromagnetic bodies", Phys. Z. Sowjetunion, Vol. 8, pp. 153--169, 1935
• 18: T. L. Gilbert, "A Phenomenological Theory of Damping in Ferromagnetic Materials", IEEE Trans. Magn., Vol. 40, pp. 3443--3449, Nov. 2004