An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective

ABSTRACT

Spin-Torque Transfer Magnetic RAM (STT MRAM) is a promising candidate for future embedded applications. It provides desirable memory attributes such as fast access time, low cost, high density and non-volatility. However, variations in process parameters can lead to a large number of cells to fail, severely affecting the yield of the memory array. In this paper, we provide a thorough analysis of the impact of design parameters on parametric failures due to process variations. To achieve high memory yield without incurring expensive technology modification, we developed an alternate design paradigm ---circuit/architecture co-design --- to take advantage of different levels of design hierarchy (circuit and architecture) to improve the yield and memory density. The technique decouples the conflicting design requirements for read stability/writability and density. Consequently, the memory cell failure probability reduces by 48% and cell area reduces by 21% with negligible performance degradation (~0.4%).

REFERENCES

• 1: J. A. D. Smith et al. STT-RAM --A New Spin on Universal Memory, Future Fab Intl. Vol. 23, July 2007.
• 2: S. Tehrani et al., Magnetoresistive Random Access Memory Using Magnetic Tunnel Junctions, Proceeding of The IEEE, Vol. 91, No. 5, May 2003.
• 3: E. Y. Chen et al., Comparison of oxidation methods for magnetic tunnel junction material, J. Appl. Phys., vol. 87, pp. 6061--6063, 2000.
• 4: J. Hayakawa et al., Dependence of Giant Tunnel Magnetoresistance of Sputtered CoFeB/MgO/CoFeB Magnetic Tunnel Junctions on MgO Barrier Thickness and Annealing Temperature, J. J. Appl. Phys, vol. 44, no. 19, pp. L587--L589, 2005.
• 5: Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391540]
• 6: S. Salahudding et al., Self-Consistent Simulation of Hybrid Spintronic Devices, IEDM Tech. Dig., pp. 1--4, Dec., 2006.
• 7: M. Hosomi et al., A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM, IEDM Tech. Dig., pp. 473--476, Dec., 2006.
• 8: Vendor-Independent MOSIS Scalable CMOS Design Rules http://www.mosis.com/Technical/Designrules/scmos/scmos
• 9: The International Technology Roadmap for Semiconductors, 2001.
• 10: G. S. Sohi, Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors, IEEE Transactions on Computers, v.38 n.4, p.484-492, April 1989 [doi>10.1109/12.21141]
• 11: The Simplescalar Toolset 3.0, www.simplescalar.com
• 12: SPEC2000 Benchmarks www.spec.com