High-speed low-power FinFET based domino logic

ABSTRACT

This paper introduces a novel FinFET based domino logic, which exploits the exclusive property of the FinFET device (capacitive coupling between front-gate and back-gate in a four-terminal (4T) FinFET) to simultaneously achieve higher performance and lower power consumption. Using a new implementation of the resistive gate, the keeper device is made weaker at the beginning of the evaluation phase to reduce its contention with the pull-down network, but gradually becomes stronger to provide high noise margin. The strength of the keeper device is controlled by the differential gate voltage, which guarantees low gate-source voltage at the beginning of the evaluation phase and high gate-source voltage during rest of the time.

REFERENCES

• 1: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 2: M. J. Chen, H. T. Huang, C. S. Hou, and K. N. Yang, "Back-Gate Bias Enhanced Band-to-Band Tunneling Leakage in Scaled MOSFET's," IEEE Electron Device Letters, pp. 134--136, 1998.
• 3: S. Balasubramanian, "Nanoscale Thin-Body MOSFET Design and Applications," PhD Thesis, University of California, Berkeley, 2006.
• 4: H.-S. Wong, K. Chan, and Y. Taur, "Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel," IEDM, 1997, pp. 427--430.
• 5: X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski et al., "Sub 50-nm FinFET: PFET," IEDM, 1999, pp. 67--70.
• 6: K. Endo, Y. Ishikawa, Y. Liu, K. Ishii, et al., "Four-Terminal FinFETs Fabricated Using an Etch-Back Gate Separation," IEEE Transactions on Nanotechnology, pp. 201--205, 2007.
• 7: W. Hwang, R. V. Joshi, and W. Henkels, "A 500-MHz, 32-Wordx64-bit, Eight-Port Self-Resetting CMOS Register File," IEEE Journal of Solid-State Circuits, 1999, pp. 56--67.
• 8: V. Kursun, and E. G. Friedman, "Domino Logic With Variable Threshold Voltage Keeper," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1080--1093, 2003.
• 9: Hamed F. Dadgour , Rajiv V. Joshi , Kaustav Banerjee, A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147156]
• 10: H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "High Performance and Low Power Domino Logic Using Independent Gate Control in Double-Gate SO1 MOSFETs," IEEE International Conference on SOI, 2004, pp. 67--68.
• 11: K. Roy , H. Mahmoodi , S. Mukhopadhyay , H. Ananthan , A. Bansal , T. Cakici, Double-gate SOI devices for low-power and high-performance applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.217-224, November 06-10, 2005, San Jose, CA
• 12: S. A. Tawfik, and V. Kursun, "High Speed FinFET Domino Logic Circuits with Independent Gate-Biased Double-Gate Keepers Providing Dynamically Adjusted Immunity to Noise," Internatonal Conference on Microelectronics (ICM), 2007, pp. 175--178.
• 13: H. Koike, T. Sekigawa, "XDXMOS: A Novel Technique for The Double-Gate MOSFETs Logic Circuits -- to Achieve High Drive Current and Small Input Capacitance Together," CICC, 2005, pp. 247--250.
• 14: Y. Taur, "Analytic Solutions of Charge and Capacitance in Symmetric and Asymmetric Double-Gate MOSFETs," IEEE Trans. Electron Devices, vol. 48, pp. 2861--2869, Dec. 2001.
• 15: K. Endo, Y. Ishikawa, Y. Liu, K. Ishii, et al., "Four-Terminal FinFETs Fabricated Using an Etch-Back Gate Separation," IEEE Transactions on Nanotechnology, pp. 201--205, 2007.
• 16: Y. Liu, T. Matsukawa, K. Endo, et. al., "Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs with Asymmetric Gate-Oxide Thicknesses," IEEE Electron Device Letter, pp. 517--519, 2007.
• 17: MEDICI Version Z-2007.03, Synopsys.
• 18: Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000