Design for burn-in test: a technique for burn-in thermal stability under die-to-die parameter variations

ABSTRACT

Strong temperature dependence of leakage has been a major problem during burn-in test where increased voltages and temperatures are applied to weed out defective parts. Moreover, process variations may result in different temperature profiles in different dies during burn-in. This paper proposes an adaptive design-for-burn-in technique that stabilizes the junction temperature by controlling the leakage power using sleep (supply-gating) transistors for a wide range of ambient temperatures, process variations, thermal resistances and supply voltages.

REFERENCES

• 1: R.-P. Vollertsen, "Burn-in," IEEE International Integrated Reliability Workshop Final Report, pp. 167--173, 1999.
• 2: K. Roy, S. Mukhopadhyay and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits," Proceedings of the IEEE, vol. 91, No. 2, Feb, 2003.
• 3: S. Rusu, "Trends and challenges in VLSI technology scaling towards 100nm," ESSCIRC, pp. 194--196, Sep, 2001.
• 4: A. Vassighi, O. Semenov, M. Sachdev, A. Keshavarzi, C. Hawkins, "CMOS IC technology scaling and its impact on burn-in," IEEE Trans. On Device and Materials Reliability, vol. 4, No. 2, pp. 208--221, 2004.
• 5: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 6: A. Keshavarzi , S. Ma , S. Narendra , B. Bloechel , K. Mistry , T. Ghani , S. Borkar , V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs, Proceedings of the 2001 international symposium on Low power electronics and design, p.207-212, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383135]
• 7: M. Meterelliyoz, H. Mahmoodi and K. Roy, "A leakage control system for thermal stability during burn-in test," International Test Conference, Nov. 2005.
• 8: S. Mutch, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, No. 8, pp. 847--854, Aug. 1995.
• 9: "Designing for power," 2005. {Online}. Available: ftp://download.intel.com/technology/silicon/power/download/design4po wer05.pdf
• 10: HSPICE. Synopsys, 2004.
• 11: Cassondra Neau , Kaushik Roy, Optimal body bias selection for leakage improvement and process compensation over different technology generations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871537]
• 12: Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
• 13: S. Yang, Logic synthesis and optimization benchmarks user guide version 3.0. MCNC, Research Triangle Park, NC, Jan. 1991.
• 14: Predictive Technology Model (PTM). {Online}. Available: http://www.eas.asu.edu/~ptm/
• 15: Arman Vassighi , Manoj Sachdev, Thermal and Power Management of Integrated Circuits (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
• 16: K. A. Bowman, S. G. Duvall and J. D. Meindl, "Impact of die-todie and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE Journal of Solid-State Circuits, pp. 183--190, 2002.
• 17: Jung Hwan Choi , Aditya Bansal , Mesut Meterelliyoz , Jayathi Murthy , Kaushik Roy, Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233620]
• 18: J. P. Kulkarni, M. Meterelliyoz and K. Roy, "Nano-scaled SRAM thermal stability analysis using hierarchical compact thermal models," ITHERM, June, 2008.
• 19: Mesut Meterelliyoz , Jaydeep P. Kulkarni , Kaushik Roy, Thermal analysis of 8-T SRAM for nano-scaled technologies, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India [doi>10.1145/1393921.1393953]
• 20: P. Tadayon, "Thermal challenges during microprocessor testing," Intel Tech. Journal Q3, 2000.
• 21: James Kao , Anantha Chandrakasan , Dimitri Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology, Proceedings of the 34th annual conference on Design automation, p.409-414, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266182]