Path selection for monitoring unexpected systematic timing effects

ABSTRACT

This paper presents a novel path selection methodology to select paths for monitoring unexpected systematic timing effects. The methodology consists of three components: path filtering, path encoding, and path clustering. Given a large set of critical paths, in path filtering, the goal is to filter out paths that cannot be functionally sensitized. To explore the space of unexpected timing effects, a set of features are defined to encode paths into path vectors. Each feature is a source of concern that may potentially contribute to the cause of an unexpected timing effect. Finally, a kernel-based clustering algorithm is employed to group similar path vectors into clusters from which the best representative paths are selected for post-silicon monitoring. The effectiveness of our proposed methodology is demonstrated through experiments on an industrial ASIC design.

REFERENCES

• 1: L. Milor, L. Yu, B. Liu "Logic Product Speed Evaluation and Forecasting During the Early Phases of Process Technology Development Using Ring Oscillator data," Proc. International Workshop on Statistical Metrology, 1997, pp. 20--23.
• 2: Duane Boning , Joseph Panganiban , Karen Gonzalez-Valentin , Sani Nassif , Chandler McDowell , Anne Gattiker , Frank Liu, Test structures for delay variability, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA [doi>10.1145/589411.589435]
• 3: Choongyeun Cho , Daeik Kim , Jonghae Kim , Jean-Olivier Plouchart , Robert Trzcinski, Statistical framework for technology-model-product co-design and convergence, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278610]
• 4: M. Bhushan, et al, "Ring oscillator for CMOS process tuning and variability control," IEEE Trans. on Semiconductor Manufacturing, Vol. 19, pp. 10--18, 2006
• 5: M. Ketchen, et al, "High speed test structures for in-line process monitoring and model calibration," Proc. IEEE Inter. Conf.Microelectronic Test Structures, 2005.
• 6: R. Franch et al. On-chip Timing Uncertainty Measurements on IBM Microprocessors Proc. ITC, 2007.
• 7: P. Bastani, et al. Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking- the methodology explained, ITC, in press, 2008.
• 8: Pouria Bastani , Nicholas Callegari , Li-C. Wang , Magdy S. Abadir, Statistical diagnosis of unmodeled systematic timing effects, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391566]
• 9: Kip Killpack , Chandramouli Kashyap , Eli Chiprout, Silicon speedpath measurement and feedback into EDA flows, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278581]
• 10: Jing-Jia Liou , Li-C. Wang , Angela Krstic , Kwang-Ting Cheng, Experience in critical path selection for deep sub-micron delay test and timing validation, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119940]
• 11: Wangqi Qiu , Xiang Lu , Jing Wang , Zhuo Li , D. M. H. Walker , Weiping Shi, A Statistical Fault Coverage Metric for Realistic Path Delay Faults, Proceedings of the 22nd IEEE VLSI Test Symposium, p.37, April 25-29, 2004
• 12: Yung-Chieh Lin , Feng Lu , Kai Yang , Kwang-Ting Cheng, Constraint extraction for pseudo-functional scan-based delay testing, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120797]
• 13: John Shawe-Taylor , Nello Cristianini, Kernel Methods for Pattern Analysis, Cambridge University Press, New York, NY, 2004
• 14: Jing Zeng , Magdy Abadir , Jacob Abraham, False timing path identification using ATPG techniques and delay-based information, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514060]
• 15: J. C. Bezdek, C. Coray, R. Gunderson, J. Watson, "Detection and Characterization of Cluster Substructure I. Linear Structure: Fuzzy c-Lines," SIAM Journal on Applied Mathematics, vol. 40, no. 2, pp. 339--357, 1981.
• 16: M. S. Aldenderfer, R. K. Blashfield, Cluster Analysis, Sage Publications, 1984.
• 17: Manish Sharma , Janak H. Patel, Finding a Small Set of Longest Testable Paths that Cover Every Gate, Proceedings of the 2002 IEEE International Test Conference, p.974, October 07-10, 2002