A criticality-driven microarchitectural three dimensional (3D) floorplanner

ABSTRACT

As technology scales, interconnect delays begin to dominate the performance of modern microprocessors. The ability to reduce the length of global wires has become an important design constraint, however only a subset of those global wires is critical for determining performance. The introduction of three-dimensional (3D) ICs has created the opportunity to reduce global wiring lengths and shorter interconnect delays through the intelligent placement of functional blocks. In this paper, a floorplanner for 3D chips is proposed that organizes functional blocks according to critical microarchitectural communication paths. The floorplanner identifies the potential triggers, in the form of feedback delays, which are responsible for the largest communication costs and places the contributing functional blocks in such a way that those costs are minimized. With our criticality driven 3D placement there is an average IPC improvement of 22% over 2D placement. Over criticality unaware 3D placement, criticality driven 3D placement shows an average IPC improvement of 8%.

REFERENCES

• 1: Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada
• 2: R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proceedings of the IEEE, vol. 89, pp. 490, 2001.
• 3: Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002
• 4: M. Healy, M. Vittes, M. Ekpanyapong, C. S. Ballapuram, S. K. Lim, H. H. S. Lee, and G. H. Loh, "Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 26, pp. 38, 2007.
• 5: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 6: W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006 [doi>10.1109/ISQED.2006.77]
• 7: Karthik Balakrishnan , Vidit Nanda , Siddharth Easwar , Sung Kyu Lim, Wire congestion and thermal aware 3D global placement, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120841]
• 8: M. R. Casu and L. Macchiarulo, "Throughput-driven floorplanning with wire pipelining," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 24, pp. 663, 2005.
• 9: Yuchun Ma , Zhuoyuan Li , Jason Cong , Xianlong Hong , G. Reinman , Sheqin Dong , Qiang Zhou, Micro-architecture Pipelining Optimization with Throughput-Aware Floorplanning, Proceedings of the 2007 conference on Asia South Pacific design automation, p.920-925, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358107]
• 10: V. Nookala and S. S. Sapatnekar, "Designing optimized pipelined global interconnects: algorithms and methodology impact," presented at Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 2005.
• 11: M. Ekpanyapong, J. R. Minz, T. Watewai, H. H. S. Lee, and L. Sung Kyu, "Profile-guided microarchitectural floor planning for deep submicron processor design," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 25, pp. 1289, 2006.
• 12: Eric Sprangle , Doug Carmean, Increasing processor performance by implementing deeper pipelines, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
• 13: M. Awasthi, V. Venkatesan, and R. Balasubramonian, "Understanding the Impact of 3D Stacked Layouts on ILP," The Journal of Instruction-Level Parallelism (JILP), vol. 9, June 2007.
• 14: Jason Cong , Ashok Jagannathan , Yuchun Ma , Glenn Reinman , Jie Wei , Yan Zhang, An automated design flow for 3D microarchitecture evaluation, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118395]
• 15: "http://www.rhc.uiuc.edu/ACS/tools/ivm/about.html."
• 16: P. H. Shiu, R. Ravichandran, S. Easwar, and S. K. Lim, "Multi-layer floorplanning for reliable system-on-package," presented at Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, 2004.
• 17: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 18: B. S. Amrutur and M. A. Horowitz, "Speed and power scaling of SRAM's," Solid-State Circuits, IEEE Journal of, vol. 35, pp. 175, 2000.
• 19: D. Burger and T. Austin, "The SimpleScalar Toolset, Version 3.0. http://www.simplescalar.com."
• 20: K. Sankaranarayanan, S. Velusamy, M. R. Stan, and K. Skadron, "A Case for Thermal-Aware Floorplanning at the Microarchitectural Level," The Journal of Instruction-Level Parallelism (JILP), Sept. 2005.