Mapping method for dynamically reconfigurable architecture

ABSTRACT

We present a mapping algorithm for our dynamically reconfigurable architecture suitable for stream applications such as H.264. Because our target architecture consists heterogeneously of four different configuration format units, it's difficult to apply the conventional algorithms. We propose a heuristic mapping algorithm enabling the mapping of generic dataflow graph onto this complex hardware automatically. We mapped five main functions of H.264 decoder onto our architecture and compared the results with those of manual mapping performed by an experienced engineer. The results show optimization of three of the five functions is equal to that in the case of the manual mapping.

REFERENCES

• 1: T. Yoshikawa, Y. Yamada, and S. Asano, "An Implementation of hardware accelerator using dynamically reconfigurable architecture", IEEE HotChips, Aug. 2006
• 2: Y. Yamada, T. Yoshikawa, and S. Asano, "Implementation and Evaluation of the Processor for Stream Multimedia Applications using Dynamic Reconfiguration", IEEE COOLChips X, April. 2007
• 3: B. Mei, et. al.,. "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures", In International Conference on Filed Programmable Technology, 2002
• 4: Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000 [doi>10.1109/12.859540]
• 5: Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm, A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502235]
• 6: A. Kuroda, H. Matsuzaki, T. Yoshikawa, and S. Asano, "An Implementation of scheduling algorithm for Dynamically Reconfigurable Architecture using heuristic method", ISICE2007, Septemper. 2007