Novel task migration framework on configurable heterogeneous MPSoC platforms

ABSTRACT

Heterogeneous MPSoC architectures can provide higher performance and flexibility with less power consumption and lower cost than homogeneous ones. However, as processor instruction sets of general heterogeneous MPSoCs are not identical, tasks migration between two heterogeneous processors is not possible. To enable this function, we propose to build one specific heterogeneous MPSoC platform in which all heterogeneous processors are based on the same core instruction set for the operating system realization. Different extended instructions can be added for different processors to improve the system performance. Tasks can be migrated from one processor to another only if the target processor has all instructions which can meet the execution requirement of this task. This paper concentrates on the infrastructure that is necessary to support the scheduling and migration of tasks between the processors. By using the Motion-JPEG case study, we confirm that our task migration framework can achieve higher processor usage rate and more flexibility.

REFERENCES

• 1: Texas Instruments Incorporated, OMAP Platform for Wireless Handset Solutions, 2008. {Online}. Available: http://www.ti.com.
• 2: STMicroelectronics, Nomadik Platform, 2008. {Online}. Available: http://www.st.com.
• 3: Pier S. Paolucci , Ahmed A. Jerraya , Rainer Leupers , Lothar Thiele , Piero Vicini, SHAPES:: a tiled scalable software hardware architecture platform for embedded systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176297]
• 4: Tensilica Inc., Xtensa Microprocessor, 2008. {Online}. Available: http://www.tensilica.com.
• 5: Arc International, ARCtangent Processor, 2008. {Online}. Available: http://www.arc.com.
• 6: Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513927]
• 7: A. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chips. Morgan Kaufmann Publishers, 2005.
• 8: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 9: Peter Brucker, Scheduling Algorithms, Springer-Verlag New York, Inc., Secaucus, NJ, 2001
• 10: Grant Martin, Overview of the MPSoC design challenge, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146980]
• 11: Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
• 12: Michela Becchi , Patrick Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy [doi>10.1145/1128022.1128029]
• 13: Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005
• 14: Soraya Ghiasi , Tom Keller , Freeman Rawson, Scheduling for heterogeneous processors in server systems, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy [doi>10.1145/1062261.1062295]
• 15: John M. Calandrino , Dan Baumberger , Tong Li , Scott Hahn , James H. Anderson, Soft Real-Time Scheduling on Performance Asymmetric Multicore Platforms, Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium, p.101-112, April 03-06, 2007 [doi>10.1109/RTAS.2007.35]
• 16: G. Zimmermann, The MIMOLA design system a computer aided digital processor design method, Proceedings of the 16th Conference on Design automation, p.53-58, June 25-27, 1979, San Diego, CA, United States
• 17: CoWare Processor Designer, 2008. {Online}. Available: http://www.coware.com/products/processordesigner.php.
• 18: F. Pétrot, P. Gomez, and D. Hommais, "Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect," in Embedded Software for SoC, A. A. Jerraya, S. Yoo, D. Verkest, and N. Wehn, Eds. Kluwer Academic Publisher, Nov. 2003, part 1, chapter 3, pp. 25--38.