Detectability of internal bridging faults in scan chains

ABSTRACT

Scan chains contain a high percentage of the transistors in logic parts of VLSI designs. Nevertheless, faults inside scan cells are not directly targeted by scan based tests currently used, and they are assumed to be detected by what are called flush tests. Recently we investigated the detectability of stuck-at, stuck-on and stuck-open faults internal to scan chains using existing tests. We also proposed new flush tests and appropriate ordering of flush tests to achieve higher fault coverage. In this paper, we investigate detection of a set of scan cell internal bridging faults extracted from layout. We show that the detection of some zero-resistance non-feedback bridging faults requires two-pattern tests. Half-speed flush tests we proposed earlier to improve the coverage of stuck-at, stuck-on and stuck-open faults also detect additional bridging faults. We classify the undetectable faults based on the reasons for their undetectability. We observe that the driver strengths of the scan cell inputs can be optimized to improve the bridging fault coverage. Both zero-resistance and nonzero-resistance bridging fault models are considered in this work. A low power supply voltage based test method and IDDQ testing are examined for resistive bridging fault detection.

REFERENCES

• 1: M. J. Y. Williams , J. B. Angell, Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic, IEEE Transactions on Computers, v.22 n.1, p.46-60, January 1973 [doi>10.1109/T-C.1973.223600]
• 2: E. B. Eichelberger , T. W. Williams, A logic design structure for LSI testability, Proceedings of the 14th conference on Design automation, p.462-468, January 1977
• 3: Madhukar Reddy , Sudhakar Reddy, Detecting FET Stuck-Open Faults in CMOS Latches And Flip-Flops, IEEE Design & Test, v.3 n.5, p.17-26, September 1986 [doi>10.1109/MDT.1986.295040]
• 4: K. J. Lee and M. A. Breuer, "A Universal Test Sequences for CMOS Scan Registers," IEEE Custom Integrated Circuits Conference, pp. 28.5.1--28.5.4, 1990.
• 5: W. K. Al-Assadi, "Faulty Behavior of Storage Elements and Its Effects on Sequential Circuits," IEEE Transactions on VLSI, Vol. 1, No. 4, December 1993.
• 6: Samy Makar , Edward J. McCluskey, Functional Tests for Scan Chain Latches, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.606-615, October 21-25, 1995
• 7: S. R. Makar , E. J. McCluskey, Checking experiments to test latches, Proceedings of the 13th IEEE VLSI Test Symposium, p.196, April 30-May 03, 1995
• 8: Samy Makar, Checking Experiments for Scan Chain Lathes and Flip-FLops, Stanford University, Stanford, CA, 1997
• 9: S. R. Maka , E. J. McCluskey, ATPG for scan chain latches and flip-flops, Proceedings of the 15th IEEE VLSI Test Symposium, p.364, April 27-May 01, 1997
• 10: Samy R. Makar , Edward J. McCluskey, Iddq Test Pattern Generation for Scan Chain Latches and Flip-Flop, Proceedings of the 1997 IEEE International Workshop on IDDQ Testing (IDDQ '97), p.2, November 05-06, 1997
• 11: C. Aissi and J. Olaniyan, "Design and Implementation of A Full Testable CMOS D-Latches," IEEE 5^th IPFA, pp. 194--199, 1995.
• 12: Fan Yang , Sreejit Chakravarty , Narendra Devta-Prasanna , Sudhakar M. Reddy , Irith Pomeranz, On the Detectability of Scan Chain Internal Faults An Industrial Case Study, Proceedings of the 26th IEEE VLSI Test Symposium, p.79-84, April 27-May 01, 2008 [doi>10.1109/VTS.2008.13]
• 13: F. Yang, S. Chakravarty, N. Devta-Prasanna, S. M. Reddy, I. Pomeranz, "Detection of Internal Stuck-open Faults in Scan Chains," IEEE Int. Test Conf., October 2008.
• 14: J. Ferguson., J. Shen, "Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis," Proc. Int. Test Conf., pp. 475--484, 1988.
• 15: T. M. Storey and W. Maly, "CMOS Bridging Fault detection," Proc. Int. Test Conf., pp. 842--851, 1991.
• 16: J. Galiay , Y. Crouzet , M. Vergniault, Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability, IEEE Transactions on Computers, v.29 n.6, p.527-531, June 1980 [doi>10.1109/TC.1980.1675614]
• 17: H. G. Claudius, "Practical Defect Reduction in an MOS IC Line," Microcontamination, Vol. 5, no. 4, pp. 47--52, April, 1987.
• 18: M. Davis and F. Haas, "In Line Wafer Level Reliability Monitors," Slide State Technology, Vol. 32, no. 5, pp. 107--110, May, 1989.
• 19: Jose T. de Sousa , F. M. Gonçalves , João Paulo Teixeira, IC Defects-Based Testability Analysis, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.500-509, October 26-30, 1991
• 20: R. Rodríguez-Montañés , Joan Figueras , Eric Bruls, Bridging Defects Resistance Measurements in a CMOS Process, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.892-899, September 20-24, 1992
• 21: P. Engelke, I. Polian, M. Renovell, "Simulating Resistive-Bridging and Stuck-at Faults," IEEE Trans. on Computer-aided Design of Integrated Cir. and Sys., Vol. 25, No. 10, October 2006.
• 22: Ilia Polian , Piet Engelke , Michel Renovell , Bernd Becker, Modeling Feedback Bridging Faults with Non-Zero Resistance, Journal of Electronic Testing: Theory and Applications, v.21 n.1, p.57-69, January 2005 [doi>10.1007/s10836-005-5287-6]
• 23: R. L. Wadsack, "Fault Modeling and Logic Simulation of CMOS and NMOS Integrated Circuits," Bell Syst. Tech. J., Vol. 57, pp. 1449--1474, May-June 1978.
• 24: Siyad Ma , Imtiaz Shaik , R. Scott Fetherston, A Comparison of Bridging Fault Simulation Methods, Proceedings of the 1999 IEEE International Test Conference, p.587, September 28-30, 1999
• 25: Vijay R. Sar-Dessai , D. M. H. Walker, Resistive Bridge Fault Modeling, Simulation and Test Generation, Proceedings of the 1999 IEEE International Test Conference, p.596, September 28-30, 1999
• 26: Vijay R. Sar-Dessai , D. M. H. Walker, Resistive Bridge Fault Modeling, Simulation and Test Generation, Proceedings of the 1999 IEEE International Test Conference, p.596, September 28-30, 1999
• 27: Piet Engelke , Ilia Polian , Michel Renovell , Bernd Becker, Automatic Test Pattern Generation for Resistive Bridging Faults, Proceedings of the European Test Symposium, Ninth IEEE, p.160-165, May 23-26, 2004
• 28: C. Ryan, "Bridging Fault Simulation using Iddq, Logic, and Delay Testing," AUTOTESTCON, pp. 176--180, 1995.
• 29: F. Joel Ferguson , Tracy Larrabee, Test Pattern Generation for Realistic Bridge Faults in CMOS ICs, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.492-499, October 26-30, 1991
• 30: M. Renovell , P. Huc , Y. Bertrand, Bridging fault coverage improvement by power supply control, Proceedings of the 14th IEEE VLSI Test Symposium, p.338, April 28-May 01, 1996
• 31: Hiroshi Yamazaki , Yukiya Miura, IDDQ Testability of Flip-flop Structures, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.29, October 24-25, 1996
• 32: R. Rodriguez-Montanes, J. Figueras, A. Rubio, "Current vs. Logic Testability of Bridges in Scan Chains," Proc. Eur. Test Conf., pp. 392--396, 1993.
• 33: C. Metra, M. Favalli, P. Olivo, B. Ricco, "Testing of Resistive Bridging Faults in CMOS Flip-Flop," Proc. Eur. Test Conf., pp. 530--531, 1993.
• 34: M. Renovell , P. Huc , Y. Bertrand, The concept of resistance interval: a new parametric model for realistic resistive bridging fault, Proceedings of the 13th IEEE VLSI Test Symposium, p.184, April 30-May 03, 1995
• 35: M. Abramovici, M. A. Breuer, A. D. Friedman, "Digital System Testing and Testable Design", Computer Science Press, New York, 1990.