Conflict driven scan chain configuration for high transition fault coverage and low test power

ABSTRACT

Two conflict-driven schemes and a new scan architecture based on them are presented to improve fault coverage of transition fault. They make full use of the advantages of broadside, skewed-load and enhanced scan testing, and eliminate the disadvantages of them, such as low coverage, fast global scan enable signal and hardware overhead. Test power is also a challenge for delay testing, so our method tries to reduce the test power at the same time. By the analysis of the functional dependency between test vectors in broadside testing and the shift dependency between vectors in the skewed-load testing, some scan cells are selected to operate in the enhanced scan and skewed-load scan mode, while others operate in traditional broadside mode. In the architecture, scan cells with common successors are divided into one chain. With the efficient conflict driven selection methods and partition of scan cells, fault coverage can be improved greatly and test power can be reduced, without sacrificing the test time and test data. Experimental results show that the fault coverage of the proposed method can reach the level of enhanced scan design.

REFERENCES

• 1: Nisar Ahmed , Mohammad Tehranipoor, Improving Transition Delay Fault Coverage Using Hybrid Scan-Based Technique, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.187-198, October 03-05, 2005 [doi>10.1109/DFTVS.2005.69]
• 2: Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
• 3: J. Chen, C. Yang, and K. J. Lee, "Test pattern generation and clock disabling for simultaneous test time and power reduction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 3, pp. 363--370, Mar. 2003.
• 4: K. T. Cheng, "Transition fault testing for sequen- tial circuits," IEEE Trans. on Computer-Aided Design, vol. 12, no. 12, pp. 1971--1983, 1993.
• 5: S. Dasgupta, R. G. Walther, T. W. Williams and E. B. Eichelberger, "An enhancement to LSSD and some applications of LSSD in reliability, availability, and serviceability, in Proc. 11th FTCS, 1981, pp. 32--34.
• 6: N. Devtaprasanna, A. Gunda, P. Krishnamurthy, S. M. Reddy, and I. Pomeranz, "Methods for improving transition delay fault coverage using broadside tests, in Proc. of IEEE Int. Test Conference, paper 11.2, 2005.
• 7: T. Iwagaki, S. Ohtake and H. Fujiwara, "A new test generation model for broadside transition testing of partial scan circuits, IFIP International Conference on Very Large Scale Integration, pp. 308--313, 2006.
• 8: S. Kajihara, S. Morishima, A. Takuma, X. Wen, T. Maeda, S. Hamada, and Y. Sato, "A framework of high-quality transition fault ATPG for scan circuits, in Proc. of IEEE Int. Test Conference, paper 2.1, 2006.
• 9: Y. C. Lin, F. Lu, and K. T. Cheng, "Pseudofunctional Testing," IEEE Trans. on Computer-Aided Design, vol. 25, no. 8, pp. 1535--1546, 2006.
• 10: Xiao Liu , Michael S. Hsiao, Constrained ATPG for Broadside Transition Testing, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.175, November 03-05, 2003
• 11: Angela Krstic , Jing-Jia Liou , Kwang-Ting (Tim) Cheng , Li-C. Wang, On Structural vs. Functional Testing for Delay Faults, Proceedings of the 4th International Symposium on Quality Electronic Design, p.438, March 24-26, 2003
• 12: W. Mao and M. D. Ciletti, "Reducing correlation to improve coverage of delay faults in scan-path design, IEEE Trans. on Computer-Aided Design, vol. 13, pp. 638--646, 1994.
• 13: Srinivas Patil , Jacob Savir, Skewed-Load Transition Test: Part 2, Coverage, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.714-722, September 20-24, 1992
• 14: Irith Pomeranz , Sudhakar M. Reddy, On Achieving Complete Coverage of Delay Faults in Full Scan Circuits using Locally Available Lines, Proceedings of the 1999 IEEE International Test Conference, p.923, September 28-30, 1999
• 15: Irith Pomeranz , Sudhakar M. Reddy, Enhanced Broadside Testing for Improved Transition Fault Coverage, Proceedings of the 16th Asian Test Symposium, p.479-484, October 08-11, 2007
• 16: Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
• 17: Jacob Savir, Skewed-Load Transition Test: Part 1, Calculus, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.705-713, September 20-24, 1992
• 18: J. Savir and S. Patil, "On broad-side delay test", IEEE Trans. on VLSI Systems, vol. 2, no. 3, pp. 368--372, 1994.
• 19: J. Savir and S. Patil, "Scan-based transition test," IEEE Trans. on Computer-Aided Design, vol. 12, no. 8, pp. 1232--1241, 1993.
• 20: Seongmoon Wang , Xiao Liu , Srimat T. Chakradhar, Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets, Proceedings of the conference on Design, automation and test in Europe, p.21296, February 16-20, 2004
• 21: Chao-Wen Tzeng , Shi-Yu Huang, UMC-Scan Test Methodology: Exploiting the Maximum Freedom of Multicasting, IEEE Design & Test, v.25 n.2, p.132-140, March 2008 [doi>10.1109/MDT.2008.55]
• 22: Xiaoqing Wen , Yoshiyuki Yamashita , Seiji Kajihara , Laung-Terng Wang , Kewal K. Saluja , Kozo Kinoshita, On Low-Capture-Power Test Generation for Scan Testing, Proceedings of the 23rd IEEE VLSI Test Symposium, p.265-270, May 01-05, 2005 [doi>10.1109/VTS.2005.60]
• 23: Dong Xiang , Kaiwei Li , Jiaguang Sun , Hideo Fujiwara, Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction, IEEE Transactions on Computers, v.56 n.4, p.557-562, April 2007 [doi>10.1109/TC.2007.1002]
• 24: Q. Xu, D. Hu, and D. Xiang, "Pattern-directed circuit virtual partitioning for test power reduction," in Proc. of IEEE Int. Test Conference, Oct. 2007.